

# Cadence Project 2 Part 2

CPE 151: CMOS and VLSI Design

Javanika Naik Andrew Stich


Due 5-17-18

### Contents

D-Flip Flop	2
Layout:	2
LVS:	3
DRC:	
LVS:	6
Full Adder	5
Layout	5
LVS	6
DRC	10
MUL 4X4	11
Layout	11
LVS	12
DRC	15
Add_Sub	16
Layout	16
LVS	17
DRC	20
ALU-4bit	21
Layout	21
LVS	22
DRC	26
Waveform	27
Extra Credit L-R Shift Register	28
Layout	28
LVS	29
DRC	31
Wayeform	22

# **D-Flip Flop**

Layout:




<u>LVS:</u> @(#)\$CDS:	LVS version	6.1.7-64b 09/27/2016			instance	es
Command 1			un-	-matched	0	0
/software/cadence/installs/IC617/tools.lnx86 /dfII/bin/64bit/LVS -dir			vired	0	0	
/gaia/cla -t	ss/student/s	ticha/CPE_151/LVS -l -s	siz	ze errors	0	0
	ss/student/s	ticha/CPE_151/LVS/layou	pru	ıned	0	0
	ss/student/s	ticha/CPE_151/LVS/schem	act	cive	24	24
	hing is enab	led	tot	cal	24	24
	_				nets	
	ing is enable		un-	-matched	0	0
points.		as correspondence	mer	rged	0	0
/gaia/cla t/netlist		ticha/CPE_151/LVS/layou	pru	ıned	0	0
со	unt		act	cive	18	18
1	8	nets	tot	cal	18	18
8		terminals			termina	als
1	2	pmos	un-	-matched	0	0
1	2	nmos	mat	ched but		
Net-list summary for /gaia/class/student/sticha/CPE_151/LVS/schem atic/netlist			dif	fferent type	0	0
		ticha/CPE_151/LVS/schem	tot	cal	8	8
count			Probe files from /gaia/class/student/sticha/CPE_151/LVS/schem			
1	8	nets	atic	s/scudenc/scicna/cre	_131/103/	SCHEIII
8		terminals	devbad.out:	:		
1	2	pmos	netbad.out:	:		
1	2	nmos	mergenet.ou	ıt:		
Termi	nal correspo	ndence points	termbad.out:			
N13	N5	D	prunenet.ou	ıt:		
N11	N4	Q	prunedev.ou	ıt:		
N17	N12	Vdd	audit.out:			
N10	N7	Vss	Probe files	s from s/student/sticha/CPE	151/I.VS/	/lavou
N14	NO	clk	t	, , , , , , , , , , , , , , , , , , ,	_101/210/	za, ou
N15	N11	~Q	devbad.out:	:		
N12	И8	~RST	netbad.out:	:		
N16	N10	~clk	mergenet.ou	ıt:		
Devices i	n the netlis	t but not in the rules:	termbad.out	<b>:</b> :		
pcapacitor pmos nmos			prunenet.ou	prunenet.out:		
The net-lists match.			prunedev.ou	ıt:		
layout schematic			audit.out:			


```
Running layout DRC analysis
Flat mode
Full checking.
DRC started......Thu May 10 11:50:36 2018
    completed ....Thu May 10 11:59:36 2018
    CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
********* Summary of rule violations for cell "DFF_SynRst layout" ********
Total errors found: 0
```

# Full Adder

Layout:



### LVS:



@(#)\$CDS: LVS version 6.1.7-64b 09/27/2016 19:41 (sjfhw305) \$

Command line: /software/cadence/installs/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /gaia/class/student/sticha/CPE\_151/LVS -l -s -t /gaia/class/student/sticha/CPE\_151/LVS/layout /gaia/class/student/sticha/CPE\_151/LVS/schematic

Like matching is enabled.

Net swapping is enabled.

Using terminal names as correspondence points.

Net-list summary for /gaia/class/student/sticha/CPE\_151/LVS/layout/netlist

### count

- 34 nets
- 7 terminals
- 29 pmos
- 29 nmos

Net-list summary for /gaia/class/student/sticha/CPE\_151/LVS/schematic/netlist

#### count

- 34 nets
- 7 terminals
- 29 pmos
- 29 nmos

Terminal correspondence points

N30 N6 A

N29 N3 B

N31 N8 Cin

N32 N2 Cout

N28 N4 S

N33 N12 Vdd

N27 N11 Vss

Devices in the netlist but not in the rules:

pcapacitor pmos nmos

8 net-list ambiguities were resolved by random selection.

The net-lists match.

### layout schematic

58 58

### instances

un-matched 0 0 rewired 0 0

size errors 0 0

pruned 0 0

active

total 58 58

nets

un-matched 0 0

merged 0 0

	pruned	0	C	)
	active	34	34	4
	total	34	34	
	t	termi	nals	
	un-matched		0	0
	matched but			
	different type		0	0
	total	7	7	
Pro	be files from /g	raia/c	·lacc	/stu
FIU	be mes nom / g	gaia/ C	.1055/	Stut
dev	bad.out:			
net	bad.out:			
mei	rgenet.out:			
terr	mbad.out:			
pru	nenet.out:			
pru	nedev.out:			
aud	lit.out:			


Probe files from /gaia/class/student/sticha/CPE\_151/LVS/layout

devbad.out:		
netbad.out:		
mergenet.out:		
termbad.out:		
prunenet.out:		
prunedev.out:		
audit.out:		

```
DRC started at Thu May 17 21:29:06 2018
Validating hierarchy instantiation for:
library: CPE_151
cell:
        Full_Adder
view:
        layout
Rules come from library NCSU_TechLib_tsmc02d.
Rules path is divaDRC.rul.
Inclusion limit is set to 1000.
Running layout DRC analysis
Flat mode
Full checking.
DRC started......Thu May 17 21:29:06 2018
    completed .... Thu May 17 21:29:06 2018
   CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
******* Summary of rule violations for cell "Full_Adder layout" ********
  Total errors found: 0
```

### MUL\_4x4

Layout:



### LVS:

```
@(#)$CDS: LVS version 6.1.7-64b 09/27/2016 19:41 (sjfhw305) $
Command line:
/software/cadence/installs/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir
/gaia/class/student/sticha/CPE 151/LVS -l -s -t
/gaia/class/student/sticha/CPE_151/LVS/layout
/gaia/class/student/sticha/CPE 151/LVS/schematic
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.
    Net-list summary for
/gaia/class/student/sticha/CPE 151/LVS/layout/netlist
       count
        406
                        nets
        18
                        terminals
        396
                        pmos
        396
                        nmos
    Net-list summary for
/gaia/class/student/sticha/CPE 151/LVS/schematic/netlist
       count
        406
                        nets
        18
                        terminals
        396
                        pmos
        396
                        nmos
    Terminal correspondence points
    N391
             N31
                       Α0
    N390
             N13
                        Α1
    N389
             N16
                       A2
    N388
             N11
                        A3
    N404
             Ν5
                        В0
    N403
            N29
                       В1
    N402
            N18
                       В2
    N401
            N6
                        вЗ
    N400
             N48
                        PΟ
    N399
             N10
                        Р1
             N4
                        Р2
    N398
    N397
             N49
                        P3
    N396
             N41
                        Ρ4
   N395
            N3
                        Р5
    N394
            N2
                        Р6
    N393
              N12
                        Р7
    N405
              N1
                        Vdd
    N392
              N15
                        Vss
Devices in the netlist but not in the rules:
```

pmos nmos

96 net-list ambiguities were resolved by random selection.

The net-lists match.

un-matched rewired size errors pruned active total	-	schematic ances 0 0 0 0 0 792 792
	ne	t.s
un-matched	0	0
merged	0	0
pruned	0	0
active	406	406
total	406	406
	term	inals
un-matched	0	0
matched but	•	•
different type	0	0
total	18	18

```
Probe files from /gaia/class/student/sticha/CPE_151/LVS/schematic
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out:


Probe files from /gaia/class/student/sticha/CPE_151/LVS/layout
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
```

prunedev.out:

audit.out:

### Add Sub:

<u>Layout:</u>



```
LVS:
```

LVS job is now started...

The LVS job has completed. The net-lists match.

```
@(#)$CDS: LVS version 6.1.7-64b 09/27/2016 19:41 (sjfhw305) $
Command line:
/software/cadence/installs/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir
/gaia/class/student/sticha/CPE 151/LVS -l -s -t
/gaia/class/student/sticha/CPE 151/LVS/layout
/gaia/class/student/sticha/CPE 151/LVS/schematic
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.
Compiling Diva LVS rules...
    Net-list summary for
/gaia/class/student/sticha/CPE 151/LVS/layout/netlist
       count
        177
                        nets
        16
                        terminals
        166
                        pmos
        166
                        nmos
    Net-list summary for
/gaia/class/student/sticha/CPE 151/LVS/schematic/netlist
       count
        177
                        nets
        16
                        terminals
        166
                        pmos
        166
                        nmos
    Terminal correspondence points
    N167
              N13
                        Α0
    N166
              N14
                        Α1
    N165
              N20
                        Α2
    N164
              N10
                        A3
    N174
              N23
                        В0
    N173
              N19
                        В1
              N17
                        В2
    N172
    N171
              N1
                        вЗ
   N170
              N15
                        Cout
    N163
              N21
                        S0
              N11
                        S1
    N162
    N161
              NЗ
                        S2
                        S3
    N176
              N16
    N169
              Ν8
                        Sub
    N175
              N22
                        Vdd
```

N168 N18 Vss

Devices in the rules but not in the netlist: cap nfet pfet nmos4 pmos4

The net-lists match.

un-matched rewired size errors pruned active		schematic ances 0 0 0 0
total	332	332
	ne	
un-matched	0	0
merged	0	0
pruned	0	0
active	177	177
total	177	177
	term	inals
un-matched matched but	0	0
different type	0	0
total	16	16

Probe files from /gaia/class/student/sticha/CPE\_151/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

Probe files from /gaia/class/student/sticha/CPE\_151/LVS/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:


prunedev.out:

audit.out:

```
DRC started at Thu May 17 21:32:21 2018
Validating hierarchy instantiation for:
library: CPE_151
cell:
        Add_Sub_4
view:
        layout
Rules come from library NCSU_TechLib_tsmc02d.
Rules path is divaDRC.rul.
Inclusion limit is set to 1000.
Running layout DRC analysis
Flat mode
Full checking.
DRC started......Thu May 17 21:32:21 2018
    completed ....Thu May 17 21:32:22 2018
    CPU TIME = 00:00:00 TOTAL TIME = 00:00:01
******* Summary of rule violations for cell "Add_Sub_4 layout"
                                                                    ******
   Total errors found: 0
```

### ALU\_4bit:

<u>Layout:</u>



### @(#)\$CDS: LVS version 6.1.7-64b 09/27/2016 19:41 (sjfhw305) \$

Command line: /software/cadence/installs/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /gaia/class/student/sticha/CPE\_151/LVS -l -s -t /gaia/class/student/sticha/CPE\_151/LVS/layout /gaia/class/student/sticha/CPE\_151/LVS/schematic

Like matching is enabled.

Net swapping is enabled.

Using terminal names as correspondence points.

Net-list su	mmary for /gaia/class/student/sticha/CPE_151/LVS/layout/netlist
count	
593	nets
20	<u>terminals</u>
586	pmos
586	<u>nmos</u>
Net-list su	immary for /gaia/class/student/sticha/CPE_151/LVS/schematic/netlist
count	
593	nets
20	<u>terminals</u>
586	pmos
586	nmos

### Terminal correspondence points

N576	N3	<u>A0</u>
N575	N18	A1
N574	N19	A2
N573	N20	А3
N591	N15	В0

N590	N22	B1
N589	N24	B2
N588	N23	B3
N587	N26	<u>M0</u>
N586	N16	M1
N585	N29	<u>M2</u>
N584	N30	M3
N583	N17	M4
N582	N27	M5
N581	N12	M6
N580	N31	M7
N579	N28	MULT_SEL
N578	N34	Sub_EN
N592	N33	Vdd_
N577	N21	Vss

**Devices in the netlist but not in the rules:** 

pmos nmos

148 net-list ambiguities were resolved by random selection.


The net-lists match.

un-matched         0         0           merged         0         0           pruned         0         0
pruned 0 0
<u>active 593 593</u>
total 593 593
terminals
un-matched 0 0
matched but
different type 0 0
total 20 20
Probe files from /gaia/class/student/sticha/CPE_151/LVS/schematic
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
<u>prunenet.out:</u>
prunedev.out:
audit.out:

Probe files from /gaia/class/student/sticha/CPE_151/LVS/layout
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out:


```
DRC started at Thu May 17 21:33:57 2018
Validating hierarchy instantiation for:
library: CPE_151
cell:
        ALU_4bit
view:
         layout
Rules come from library NCSU_TechLib_tsmc02d.
Rules path is divaDRC.rul.
Inclusion limit is set to 1000.
Running layout DRC analysis
Flat mode
Full checking.
DRC started......Thu May 17 21:33:57 2018
    completed .... Thu May 17 21:33:59 2018
    CPU TIME = 00:00:00 TOTAL TIME = 00:00:02
******* Summary of rule violations for cell "ALU_4bit layout"
   Total errors found: 0
```

### Waveform:




### **Extra Credit Shift Register:**

### Layout:



#### LVS:



N24

01

N74

N73	N25	Q2
N72	N6	Q3
N69	N27	RST
N77	N4	R_L
N79	N19	Vdd
N71	N3	Vss
N76	N21	clk
N70	N1	input_data
N78	N23	~clk

Devices in the netlist but not in the rules:  $pmos\ nmos$ 

The net-lists match.

layout	schematic
instances	
0	0
0	0
0	0
0	0
146	146
146	146
ne	
	0
•	0
-	0
80	80
80	80
torm	inale
	0
U	U
0	0
11	11
	inst 0 0 0 0 146 146 146 0 0 0 0 term 0 0

Probe files from /gaia/class/student/sticha/CPE\_151/LVS/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:

prunenet.out:

prunedev.out:

audit.out:

```
Probe files from /gaia/class/student/sticha/CPE_151/LVS/layout
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out:
```

```
executing: saveDerived(geomAndNot(via5 metal6) errMesg)

DRC started......Sun May 20 16:34:47 2018

completed ....Sun May 20 16:34:47 2018

CPU TIME = 00:00:00 TOTAL TIME = 00:00:00

********** Summary of rule violations for cell "L_R_shift_reg layout"  ********

Total errors found: 0
```

### Waveform:

