Project 1: part 1


CPE 151: CMOS & VLSI

Section 1 Dr. Praveen Meduri


Andrew Stich 3-9-18


Inverter $(W/L)_n = (1.8/0.18)$ $(W/L)_p = (3.6/0.18)$


Schematic (Inverter)




Test-Bench (inverter)








Layout (Inverter)





3-Input NAND gate $(W/L)_n = (5.4/0.18)$ $(W/L)_p = (3.6/0.18)$


Schematic (NAND)



Test-bench (NAND)








Printed on by sticha


Page 1 of 1


2 Input NOR gate $(W/L)_n = (1.8/0.18)$ $(W/L)_p = (7.2/0.18)$


Schematic (NOR)



Test-Bench (NOR)








Printed on by sticha


Page 1 of 1


$\begin{aligned} & Transmission \ Gate \\ & (W/L)_n = (3.6/0.18) \\ & (W/L)_p = (7.2/0.18) \end{aligned}$


Schematic (T-Gate)



Test-Bench (T-Gate)










2-1 MUX Built out of T-Gates


Schematic (MUX)



Test-Bench (MUX)







Printed on by sticha