

CPE151

Digital IC Design

Project 2

Javanika Naik Andrew Stich

javanikanaik@csus.edu andrewstich@csus.edu


4/12/2018

Table of Contents


1.	D F	lip Flop	 3
	а.	Tri State Inverter	 3
	b.	DFF Schematic	 4
	c.	DFF Test Bench	 5
	d.	Waveform	 6
2.	Arit	thmetic Logical Unit	 7
	a.	Full Adder Schematic	 7
	b.	Full Adder Test Bench	 8
	c.	Waveform	 9
	d.	AND2_Schematic	 10
	e.	ADD/SUB Schematic	 11
	f.	ADD/SUB Test Bench	 12
	g.	Waveform	 13
	h.	4 By 4 Multiplier Schematic	 14
	i.	4 By 4 Multiplier Test Bench	 15
	j.	Waveform	 6-17
	k.	ALU Schematic	 . 18
	l.	ALU Test Bench	 . 19
	m.	Waveform	 . 20

<u>D- Flip Flop</u>


Tri-State Inverter:




DFF Schematic:




DFF Test Bench:







Arithmetic Logical Unit:

Full Adder:




Test Bench:







AND2_Schematic:




ADD/SUB Schematic:




ADD/SUB test bench:








4 by 4 Multiplier Schematic:




4 by 4 Multiplier Test Bench:







ALU Schematic:



ALU Test Bench:

