# Synthesis, Layout Generation, and Verification for Gold CMP Project Part 4

Assigned: April 6, 2016 Due: April 27, 2016 11:50PM

#### Objective

The goal is to generate a layout for the Gold Chip Multiprocessor (CMP) using some of the CAD tools typically used in the creation of an ASIC design. While the time constraints of a one-semester class will not allow us to perform all steps, we will at least be performing synthesis, static timing analysis, gate-level simulation, logical equivalence checking, place & route, and back-annotated simulation.

#### **Team Policies**

Everyone should continue to work in the same teaming arrangement for the project.

#### What to do?

The following pages contain instructions for each step of the project. It is anticipated that you will be spending most of your time on the first step of simply obtaining a synthesizable design and optimizing the area-delay product of your synthesized design. For the synthesis portion of this work, use the synthesis environment you used for Homework 5 to develop a synthesized netlist targeting the NCSU 45nm standard cell library. Information about the library can be found at

http://www.eda.ncsu.edu/wiki/FreePDK45:Contents

#### What to submit?

We will use electronic submission. For electronic submission, **follow the instructions given below strictly.** Use the directory provided with the assignment to organize your submission. "tar" all the required files for the project using the "**make submit**" command and use the upload link in DEN for electronic submission. Use "**make submit**" command to create the tarfile, this allows grading team to use automated tools to grade assignment.

- (1) Modify the **AUTHORS** file by adding the name of the team and team members. Write the name of the team in the first line of the file, followed with team-member names on subsequent lines.
- (2) Modify the **makefile** to declare the name of your team; this will be used to create the submission tar-file.
- (3) Gather up all the files in the Submission footers of each section of this assignment: synthesis/timing analysis/post-synthesis simulation/logical equivalency checking, place & route, post-route simulation. Be sure to add all the files that are needed by gold\_cmp.v (the top module). You may include answers to all the questions in a single doc/pdf file.
- (4) All of your verilog design files should be in the **design**/ directory. All test-bench files should be in the **tb**/ directory. All the script files (\*.tcl) should be kept in the **script**/ directory. The generated netlists (\*.syn.v, \*.vo.v) and SDF files (\*.sdf) should be kept in the **netlist**/ and **sdf**/ directories, respectively. All generated outputs (.out), logs, reports, pdfs and other documents should be kept in the **reports**/ directory.

- (5) Modify the README file to describe the status of the project; also include any additional instructions (if any) required for simulation/testing your assignment.
- (6) Also include the submitted Project report (part of Project Part 5) in the **reports**/ directory as <TEAM\_NAME>\_FINAL\_REPORT.pdf

Be careful not to omit any required file. You may lose significant marks if a required file is omitted.

If you need to re-upload your submission before the deadline, please contact a TA.

The size of the submission is expected to be large, so we will allow ONLY ONE submission per team. The DEN submission portal will not allow multiple submissions. Make sure everything is included in the submission before uploading. Also, allow enough time for submission to upload before the deadline. If the group accidentally submits twice, you must coordinate with the TA's.

# **Synthesis/Static Timing Analysis/Simulation**

#### Logic Synthesis and timing

- 1. Modify the I/O port of your Gold CMP top module according to Figure 1. The new version removes the signals used for testing in Project Part 3.
- 2. Synthesize the Gold CMP design using the Synopsys Design Compiler. Use NCSU 45nm standard cell library as the target library.
- 3. Constrain the synthesis of your design using the appropriate optimization commands of Design Compiler. Your objective is to minimize the **product of area and delay** (clock period). The area is the total cell area including combinational and non-combinational area. The timing constraints are:
  - input delays = output delays = 1ns.
  - clock\_latency = 0.5ns.
- 4. Generate the area, timing, and power reports (gold\_cmp\_syn.area, gold\_cmp\_syn.timing, gold\_cmp.syn.power). Analyze your design and determine the critical path (clearly describe it in the synthesis report). Iterate as necessary to further optimize the area-delay product of your design. In some cases, you may need to modify the RTL of your design to obtain a better synthesis result.
- 5. Use Synopsys "PrimeTime" to generate the static timing analysis report in the form of a histogram. You should use the same timing constraints that you used to synthesize the design. Submit the generated histogram in the synthesis report showing the details for the worst slack group, in the report.
- 6. At this stage you might want to go back and modify your logic design to achieve a better synthesis result, based on PrimeTime reports of the critical path. If your critical path is changed after this step, compare the final histogram with the first one in your report, indicating the result of your modifications. For RTL codes and scripts, you should submit the final versions only.

#### Post Synthesis Simulation

Plug in the synthesized module into your testbench for Project Part 3 and please name your testbench tb\_gold\_cmp\_syn.v (TOP Module Name: **tb\_gold\_cmp\_syn**) and modify as necessary to work for your synthesized design. Use the standard delay format (sdf) file for back annotated simulations.

#### Synthesis Report

Include a synthesis report (syn\_summary.doc/pdf) containing a table indicating your areadelay product (in units of  $\mu m^2 * ns$ ), area, delay and power consumption. Also report your critical path, generated histograms, any design optimization you made, and any part of this task you were unable to complete or special circumstances you encountered in this report.

#### Submission files:

- Synthesis report (syn summary.doc/pdf)
- Final version of gold\_cmp.v (RTL) and any other necessary RTL files
- TESTBENCH tb\_gold\_cmp\_syn.v. (TOP Module Name: tb\_gold\_cmp\_syn)
- gold\_cmp.syn.v (synthesized netlist)
- SDF/SDC files (gold\_cmp\_syn.sdf, gold\_cmp.sdc)

- gold\_cmp.tcl (synthesis script)
- Area/timing/power report files generated in Design Compiler




Figure 1: Top Level gold\_cmp module.




Figure 2: Erroneous Design for Logic Equivalence Verification

## **Logic Equivalence Verification Tool**

To complete this part, we will be using the Cadence Conformal Logic Equivalence Checking to compare your RTL design (gold\_cmp.v) and synthesized netlist (gold\_cmp.syn.v). You may find a tutorial for using Cadence Conformal on the DEN website for EE 577B.

- (1) Perform an equivalence check between the RTL (.v) and gate level netlist (.syn.v). Use the final RTL and resulting netlist from the synthesis step. Follow the instructions in the tutorial for your multiprocessor design and save the result as "lec\_report1.txt". If you are unable to attain a positive equivalence result, describe the steps you took to debug your design. Create a file "lec\_report1\_summary.txt" that contains this description. If you attain a positive equivalence result, the file can be empty.
- (2) To see what happens when designs are not equivalent, perform an experiment to manually edit a copied version of the netlist to force it to be erroneous. Edit the synthesized netlist to manually attach an inverter to the <code>node0\_memEn</code> output. To add an inverter, you need to declare a wire, say <code>n240</code> (or some other name that doesn't already exist in the netlist), to replace the original <code>node0\_memEn</code> output and move <code>node0\_memEn</code> to the output of that inverter (see Figure 2). Now run Cadence Conformal with the RTL and this erroneous netlist. In this case, the tool will report a non-equivalent result. Save the result as "lec\_report2.txt".

#### **Submission:**

- lec\_report1.txt
- lec\_report2.txt
- lec\_report1\_summary.txt
- Script used for performing logical equivalence or dofile

### **Automatic Place and Route**

For place & route, we will be using Cadence SOC Encounter. Please refer to the Encounter tutorial to learn how to work with the tool. Once you are comfortable with the tutorial, use Cadence SOC Encounter to place and route the final synthesized netlist that resulted from the synthesis step (gold\_cmp.syn.v).

#### Setup paths and timing constrains for Encounter

When you import your design, please insert the following path into *Common Timing Libraries*:

/home/scf-06/ee577/NCSU45PDK/FreePDK45/osu\_soc/lib/files/gscl45nm.tlf and insert the following path into **LEF Files**: /home/scf-06/ee577/NCSU45PDK/FreePDK45/osu\_soc/lib/files/gscl45nm.lef

For the Timing Constraint File, start with the constraint file from your synthesis step. Remove all the compiling commands and just leave the timing commands. Name this file **gold\_cmp\_pnr.tcl**. (Note: If you have to change the timing constraints due to wiring delays for your optimization, please describe this change in the **pnrReport\_summary.txt** file. You

may want to use a slower clock if there are timing violations or the place and route takes too long).

#### Perform pre-CTS timing analysis

Follow the steps in the tutorial until the standard cells have been placed. Go to *Timing*>Analyzing Timing, select *Pre-CTS* and *Setup* to generate preCTS setup time analysis report.
Open your preCTS timing summary file (gold\_ring\_preCTS\_all.summary). It is inside the subdirectory timingReports. Make sure there is zero "Violating Paths" shown in gold\_ring\_preCTS.summary. Copy the content of this file into *pnrReport.txt*.

#### Perform post-CTS timing analysis

Continue the tutorial and do clock tree synthesis for your design. Generate the Post-CTS hold time analysis report. Open your postCTS hold timing summary file (gold\_ring\_postCTS\_hold.summary). Copy the information inside your postCTS file into pnrReport.txt. open your clock synthesis your Now tree report (clock\_report/clock.report). In this file, you can find many useful design data such as clock rise and fall delay, clock skew, etc. Copy lines 24-47 into your *pnrReport.txt* (Rise Phase Delay, Fall Phase Delay, Trig. Edge Skew, Rise Skew, Fall Skew, Max. Rise, Fall Buffer Tran, Max. Fall, Rise Sink Tran, Min. Rise, Fall Buffer Tran and Min. Rise, Fall Sink Tran along with Transition Time Violations, etc.).

Go to Design->Report->Summary, and create a summaryReport.rpt text file and click ok. Open the summaryReport.rpt file and copy the lines that give Floorplan/Placement Information and Wire Length Distribution into your *pnrReport.txt*.

#### Simulate the netlist with back annotation

Type the command "saveNetlist gold\_cmp.vo.v" at the Encounter console to save a Verilog file after place and route. Run your testbench from part 1 to test this Verilog file. In the simulation, use the sdf file generated by Encounter to back-annotate the netlist. Name the sdf file: gold\_cmp\_pnr.sdf. Name your testbench tb\_gold\_cmp\_pnr.v (Top Module name: tb\_gold\_cmp\_pnr). You may need to change the delay and clock period in the testbench based on the changes you make to your constraint file. Explain any testbench modifications you make in the pnrReport\_summary.txt file.

Include information about any other anomalies or any part of the task you are not able to complete in your *pnrReport\_summary.txt* file.

#### **Submission:**

- pnrReport.txt
- pnrReport\_summary.txt
- gold cmp.vo.v
- TESTBENCH tb\_gold\_cmp\_pnr.v (Top Module name: tb\_gold\_cmp\_pnr)
- gold\_cmp\_pnr.sdf
- gold\_cmp\_pnr.tcl