

CMOS 3 V/5 V, Wide Bandwidth Quad 2:1 Mux


ADG774

FEATURES

Low Insertion Loss and On Resistance: 2.2 Ω Typical On Resistance Flatness 0.5 Ω Typical Automotive Temperature Range -40°C to $+125^{\circ}\text{C}$ -3 dB Bandwidth = 240 MHz Single 3 V/5 V Supply Operation Rail-to-Rail Operation Very Low Distortion: 0.5% Low Quiescent Supply Current (1 nA Typical) Fast Switching Times t_{ON} 7 ns t_{OFF} 4 ns TTL/CMOS Compatible

APPLICATIONS
USB 1.1 Signal Switching Circuits
Cell Phones
PDAs
Battery-Powered Systems
Communications Systems
Data Acquisition Systems
Token Ring 4 Mbps/16 Mbps
Audio and Video Switching
Relay Replacement

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG774 is a monolithic CMOS device comprising four 2:1 multiplexer/demultiplexers with high impedance outputs. The CMOS process provides low power dissipation yet gives high switching speed and low on resistance. The on resistance variation is typically less than 0.5 Ω with an input signal ranging from 0 V to 5 V.

The bandwidth of the ADG774 is greater than 200 MHz; this, coupled with low distortion (typically 0.5%), makes the part suitable for switching USB 1.1 data signals and fast Ethernet signals.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed, coupled with high signal bandwidth, also makes the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments.

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

The ADG774 operates from a single 3.3~V/5~V supply and is TTL logic compatible. The control logic for each switch is shown in the Truth Table.

These switches conduct equally well in both directions when ON, and have an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. The ADG774 switches exhibit break-before-make switching action.

PRODUCT HIGHLIGHTS

- 1. Wide -3 dB Bandwidth, 240 MHz.
- 2. Ultralow Power Dissipation.
- Extended Signal Range.
 The ADG774 is fabricated on a CMOS process giving an increased signal range that fully extends to the supply rails.
- 4. Low Leakage Over Temperature.
- Break-Before-Make Switching.
 This prevents channel shorting when the switches are configured as a multiplexer.
- 6. Crosstalk Typically -70 dB @ 30 MHz.
- 7. Off Isolation Typically -60 dB @ 10 MHz.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com

Fax: 781/326-8703 © 2004 Analog Devices, Inc. All rights reserved.

ADG774—SPECIFICATIONS

SINGLE SUPPLY ($V_{DD} = 5 \text{ V} \pm 10\%$, GND = 0 V. All specifications T_{MIN} to T_{MAX} unless otherwise noted.)

_		B Version ¹ -40°C to -40°C to				
Parameter	+25°C	+85°C	+125°C	Unit	Test Conditions/Comments	
ANALOG SWITCH Analog Signal Range On Resistance (R _{ON})	2.2	5	0 V to V_{DD}	V Ω typ Ω max	$V_{\rm D}$ = 0 V to $V_{\rm DD}$, $I_{\rm S}$ = -10 mA	
On Resistance Match between Channels (ΔR_{ON}) On Resistance Flatness ($R_{FLAT(ON)}$)	0.15	0.5	0.5	Ω typ Ω max Ω typ	$V_D = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$ $V_D = 0 \text{ V to } V_{DD}, I_S = -1 \text{ mA}$	
		1	1	Ω max		
LEAKAGE CURRENTS Source OFF Leakage I_S (OFF) Drain OFF Leakage I_D (OFF) Channel ON Leakage I_D , I_S (ON)	± 0.01 ± 0.5 ± 0.01 ± 0.5 ± 0.01 ± 0.5	±1 ±1 ±1	±1.5 ±1.5 ±1.5	nA typ nA max nA typ nA max nA typ nA max	$V_{\rm D} = 4.5 \text{ V}, V_{\rm S} = 1 \text{ V}; V_{\rm D} = 1 \text{ V}, V_{\rm S} = 4.5 \text{ V};$ Test Circuit 2 $V_{\rm D} = 4.5 \text{ V}, V_{\rm S} = 1 \text{ V}; V_{\rm D} = 1 \text{ V}, V_{\rm S} = 4.5 \text{ V};$ Test Circuit 2 $V_{\rm D} = V_{\rm S} = 4.5 \text{ V}; V_{\rm D} = V_{\rm S} = 1 \text{ V};$ Test Circuit 3	
DIGITAL INPUTS Input High Voltage, $V_{\rm INH}$ Input Low Voltage, $V_{\rm INL}$ Input Current $I_{\rm INL}$ or $I_{\rm INH}$	0.001		2.0 0.8 ±0.5	V min V max μA typ μA max	$V_{\rm IN}$ = $V_{\rm INL}$ or $V_{\rm INH}$	
DYNAMIC CHARACTERISTICS ² t _{ON} t _{OFF} Break-Before-Make Time Delay, t _D Off Isolation Channel-to-Channel Crosstalk Bandwidth -3 dB Distortion Charge Injection C _S (OFF) C _D (OFF) C _D , C _S (ON)		7 15 4 8 5 1 -65 -75 240 0.5 10 10 20 30	20 9	ns typ ns max ns typ ns max ns typ ns min dB typ dB typ MHz typ % typ pC typ pF typ pF typ pF typ	$\begin{split} R_L &= 100~\Omega,~C_L = 35~pF,\\ V_S &= +3~V;~Test~Circuit~4\\ R_L &= 100~\Omega,~C_L = 35~pF,\\ V_S &= +3~V;~Test~Circuit~4\\ R_L &= 100~\Omega,~C_L = 35~pF,\\ V_{S1} &= V_{S2} = +5~V;~Test~Circuit~5\\ R_L &= 100~\Omega,~f = 10~MHz;~Test~Circuit~7\\ R_L &= 100~\Omega,~f = 10~MHz;~Test~Circuit~8\\ R_L &= 100~\Omega;~Test~Circuit~6\\ R_L &= 100~\Omega;~Test~Circuit~6\\ R_L &= 100~\Omega;~Test~Circuit~9\\ f &= 1~kHz\\ f &= 1~kHz\\ f &= 1~MHz \end{split}$	
POWER REQUIREMENTS I_{DD} I_{IN} I_{O}	0.001	1 1 100	1	μA max μA typ μA typ mA max	$V_{\rm DD}$ = +5.5 V Digital Inputs = 0 V or $V_{\rm DD}$ $V_{\rm IN}$ = +5 V $V_{\rm S}/V_{\rm D}$ = 0 V	

REV. C -2-

NOTES ¹Temperature range: B Version, -40°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

SINGLE SUPPLY ($V_{DD}=3~V~\pm~10\%$, GND = 0 V. All specifications T_{MIN} to T_{MAX} unless otherwise noted.)

Parameter	+25°C	B Version -40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V _{DD}	V	
On Resistance (R _{ON})	4			Ω typ	$V_D = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$
		8	9	Ω max	
On Resistance Match between					
Channels (ΔR_{ON})	0.15			Ω typ	$V_D = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$
		0.5	0.5	Ω max	
On Resistance Flatness (R _{FLAT(ON)})	2			Ω typ	$V_D = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$
		4	4	Ω max	
LEAKAGE CURRENTS					
Source OFF Leakage I _S (OFF)	±0.01			nA typ	$V_D = 3 \text{ V}, V_S = 1 \text{ V}; V_D = 1 \text{ V}, V_S = 3 \text{ V};$
Source of 1 Leaninge 13 (011)	±0.5	±1	±1.5	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01			nA typ	$V_D = 3 \text{ V}, V_S = 1 \text{ V}; V_D = 1 \text{ V}, V_S = 3 \text{ V};$
	±0.5	±1	±1.5	nA max	Test Circuit 2
Channel ON Leakage ID, IS (ON)	±0.01			nA typ	$V_D = V_S = 3 \text{ V}$; $V_D = V_S = 1 \text{ V}$; Test Circuit 3
<i>5 D, 5 C, 7</i>	±0.5	±1	±1.5	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INI}			0.8	V max	
Input Current			0.0	V IIIax	
I _{INL} or I _{INH}	0.001			μA typ	$V_{IN} = V_{INI}$ or V_{INH}
IINL OF IINH	0.001		±0.5	μA max	VIN - VINL OF VINH
DINIALIZA CILI DI CERRICEI CO ²				pu 1 111021	
DYNAMIC CHARACTERISTICS ²		0			D = 100 O C = 25 "E
$t_{ m ON}$		8	0.1	ns typ	$R_L = 100 \Omega$, $C_L = 35 pF$,
•		16 5	21	ns max	$V_S = +1.5 \text{ V}$; Test Circuit 4
$t_{ m OFF}$		10	11	ns typ	$R_L = 100 \Omega$, $C_L = 35 pF$,
Prook Potoro Mako Timo Dolov, t			11	ns max	$V_S = +1.5 \text{ V}$; Test Circuit 4
Break-Before-Make Time Delay, t _D		5 1		ns typ	$R_L = 100 \Omega$, $C_L = 35 pF$, $V_{S1} = V_{S2} = 3 V$; Test Circuit 5
Off Isolation		-65		ns min dB typ	$R_{L} = 50 \Omega$, f = 10 MHz; Test Circuit 7
Channel-to-Channel Crosstalk		-05 -75		dB typ	$R_L = 50 \Omega$, $f = 10 MHz$; Test Circuit 8
Bandwidth –3 dB		240		MHz typ	$R_L = 50 \Omega$; Test Circuit 6
Distortion		2		% typ	$R_L = 50 \Omega$ R _L = 50 Ω
Charge Injection		3		pC typ	$C_L = 1 \text{ nF}$; Test Circuit 9
$C_{\rm S}$ (OFF)		10		pC typ pF typ	f = 1 kHz
C_{D} (OFF)		20		pF typ	f = 1 kHz
$C_D, C_S (ON)$		30		pF typ	f = 1 MHz
-				r - JP	
POWER REQUIREMENTS					$V_{DD} = +3.3 \text{ V}$
Ţ		1	1	۸	Digital Inputs = 0 V or V_{DD}
I_{DD}	0.001	1	1	μA max	
T	0.001	1	1	μA typ	V - +2 V
$egin{array}{l} I_{ m IN} & & & & & & & & & & & & & & & & & & &$		1 100	1	μA typ mA max	$V_{IN} = +3 \text{ V}$ $V_S/V_D = 0 \text{ V}$
NOTES		100		ппл шах	v S/ v D − O v

NOTES

Specifications subject to change without notice.

Table I. Truth Table

EN	IN	D1	D2	D3	D4	Function
1	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	DISABLE
0	0	S1A	S2A	S3A	S4A	IN = 0
0	1	S1B	S2B	S3B	S4B	IN = 1

REV. C -3-

¹Temperature range: B Version, -40°C to +125°C. ²Guaranteed by design, not subject to production test.

	(I dised at I mis, I o /o B at y e y ore man)
Operating Temperature l	Range
Industrial (B Version)	40°C to +125°C
Storage Temperature Ran	nge65°C to $+150$ °C
Junction Temperature .	150°C
SOIC Package, Power D	ssipation 600 mW
θ _{JA} Thermal Impedanc	e

QSOP Package, Power Dissipation566 mW
θ_{JA} Thermal Impedance
Lead Temperature, Soldering (10 sec) 300°C
I R Reflow, Peak Temperature (<20 sec) 235°C
ESD

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

ORDERING GUIDE

Model	Temperature Range	Package Descriptions	Package Options
ADG774BR	−40°C to +125°C	Standard Small Outline Package (SOIC)	R-16
ADG774BR-REEL	−40°C to +125°C	Standard Small Outline Package (SOIC)	R-16
ADG774BR-REEL7	−40°C to +125°C	Standard Small Outline Package (SOIC)	R-16
ADG774BRZ*	−40°C to +125°C	Standard Small Outline Package (SOIC)	R-16
ADG774BRZ-REEL*	−40°C to +125°C	Standard Small Outline Package (SOIC)	R-16
ADG774BRZ-REEL7*	−40°C to +125°C	Standard Small Outline Package (SOIC)	R-16
ADG774BRQ	−40°C to +125°C	Shrink Small Outline Package (QSOP)	RQ-16
ADG774BRQ-REEL	−40°C to +125°C	Shrink Small Outline Package (QSOP)	RQ-16
ADG774BRQ-REEL7	−40°C to +125°C	Shrink Small Outline Package (QSOP)	RQ-16
ADG774BRQZ*	−40°C to +125°C	Shrink Small Outline Package (QSOP)	RQ-16
ADG774BRQZ-REEL*	−40°C to +125°C	Shrink Small Outline Package (QSOP)	RQ-16
ADG774BRQZ-REEL7*	−40°C to +125°C	Shrink Small Outline Package (QSOP)	RQ-16

^{*}Z = Pb-free part.


CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG774 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. C

PIN CONFIGURATION (SOIC/QSOP)




TERMINOLOGY


$\overline{ m V_{DD}}$	Most Positive Power Supply Potential.
GND	Ground (0 V) Reference.
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input.
$\overline{\mathrm{EN}}$	Logic Control Input.
R_{ON}	Ohmic Resistance between D and S.
ΔR_{ON}	On Resistance Match between any Two Channels, i.e., $R_{\rm ON}$ max – $R_{\rm ON}$ min.
$R_{FLAT(ON)} \\$	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
I _S (OFF)	Source Leakage Current with the Switch OFF.
I_D (OFF)	Drain Leakage Current with the Switch OFF.
I_D , I_S (ON)	Channel Leakage Current with the Switch ON.
$V_{D}(V_{S})$	Analog Voltage on Terminals D, S.
C_{S} (OFF)	OFF Switch Source Capacitance.
C_D (OFF)	OFF Switch Drain Capacitance.
C_D , C_S (ON)	ON Switch Capacitance.
t_{ON}	Delay between Applying the Digital Control Input and the Output Switching on. See Test Circuit 4.
t_{OFF}	Delay between Applying the Digital Control Input and the Output Switching Off.
t_{D}	OFF Time or ON Time Measured between the 90% Points of Both Switches, When Switching from One Address State to Another. See Test Circuit 5.
Crosstalk	A Measure of Unwanted Signal that is Coupled through from One Channel to Another as a Result of Parasitic Capacitance.
Off Isolation	A Measure of Unwanted Signal Coupling through an OFF Switch.
Bandwidth	Frequency Response of the Switch in the ON State Measured at 3 dB Down.
Distortion	$R_{ m FLAT(ON)}/R_{ m L}$

REV. C –5–


ADG774—Typical Performance Characteristics




TPC 1. On Resistance as a Function of $V_D\left(V_S\right)$ for Various Single Supplies




TPC 2. On Resistance as a Function of V_D (V_S) for Different Temperatures with 5 V Single Supplies




TPC 3. On Resistance as a Function of V_D (V_S) for Different Temperatures with 3 V Single Supplies



TPC 4. On Response vs. Frequency




TPC 5. Off Isolation vs. Frequency



TPC 6. Crosstalk vs. Frequency

-6- REV. C



TPC 7. Charge Injection vs. Source Voltage




Figure 1. Loop Back





Figure 2. Line Termination




Figure 3. Line Clamp

REV. C -7-


Test Circuits









Test Circuit 2. Off Leakage



Test Circuit 3. On Leakage




Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay

-8- REV. C



Test Circuit 7. Channel-to-Channel Crosstalk



Test Circuit 9. Charge Injection


REV. C –9–

OUTLINE DIMENSIONS

16-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-16)

Dimensions shown in millimeters and (inches)




COMPLIANT TO JEDEC STANDARDS MS-012AC

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

16-Lead Shrink Small Outline Package [QSOP]

(RQ-16)

Dimensions shown in inches



COMPLIANT TO JEDEC STANDARDS MO-137AB

-10- REV. C

Revision History

ocation	Page
04—Data Sheet changed from REV. B to REV. C.	
dded APPLICATIONS	1
hanges to ORDERING GUIDE	4
0/03—Data Sheet changed from REV. A to REV. B.	
pdated formatting	.Universal
enumbered TPCs amd Figures	.Universal
hanges to FEATURES	1
hanges to APPLICATIONS	1
hanges to PRODUCT HIGHLIGHTS	1
hanges to SPECIFICATIONS	2
hanges to ABSOLUTE MAXIMUM RATINGS	4
pdated ORDERING GUIDE	4
Pelete Figure 2	7
pdated OUTLINE DIMENSIONS	10
03—Data Sheet changed from REV. 0 to REV. A.	
enumbered TPCs and Figures	. Universal
pdated OUTLINE DIMENSIONS	8

REV. C -11-