# High-Speed bit-loading algorithms for Dynamic Spectrum Management in ADSL

Andrew Bolster

April 27, 2011

#### **Executive Summary**

Digital Subscriber Lines use advanced bit-loading algorithms to maximise spectral efficiency and throughput, often termed 'Dynamic Spectrum Magement" (DSM). Provider industry practise has been to use Level 1 DSM algorithms, where each line individually adjusts its power spectrum against the noise that it can sense. This is called "Waterfilling" and is not optimally efficient in terms of total bundle capacity.

Recent research into more advanced, Level 2, DSM algorithms, which consider the total noise characteristics of the bundle, show near-optimal performance, at a cost of significant computational complexity, making them unuseable in a consumer context.

The evolution of 'classical' vertex processing Graphic Processing Units (GPU's) into devices suitable for General Purpose computing on GPU (GPGPU) opens up these massively parallel floating point processors for practical computation, and introduces the possibility of re-implementing existing algorithms to leverage this new hardware, potentially allowing for near-optimal algorithms to be used in the field.

## Acknowledgements

Thanks and praise must go to my project supervisor, Prof. Alan Marshall, whose occasional kick's-in-the-ass stopped me from going too far down the rabbit hole. Thanks also goes to Dr Alister McKinley, whose PhD work this project is based on, for his expert domain knowledge, bar tab, and occasional supply runs.



#### **Originality Statement**

'I hereby declare that this submission is my own work and to the best of my knowledge it contains no materials previously published or written by another person, or substantial proportions of material which have been accepted for the award of any other degree or diploma at Queen's University Belfast or any other educational institution, except where due acknowledgement is made in the thesis. Any contribution made to the research by others, with whom I have worked at QUB or elsewhere, is explicitly acknowledged in the thesis. I also declare that the intellectual content of this thesis is the product of my own work, except to the extent that assistance from others in the project's design and conception or in style, presentation and linguistic expression is acknowledged.'

Signed:		
Signad.		
JIETICU		
0		

# **Contents**

	List	of Acro	nyms		V
1	Intr	oductio	on		1
	1.1	Projec	t Specifica	ation	3
	1.2	Overvi	ew and O	bjectives	4
2	Res	earch &	2 Backgro	ound	6
	2.1	DSL			7
		2.1.1	DSL Mo	dulation and Signal Transmission	7
		2.1.2	DSL Sys	tem Architecture	9
			2.1.2.1	DSL System Modelling	10
			2.1.2.2	Crosstalk Modelling	12
		2.1.3	Dynamic	Spectrum Management Introduction	17
		2.1.4	DSM Le	vel $0/1$	18
			2.1.4.1	Iterative Water Filling	19
		2.1.5	DSM Le	vel 2	20
			2.1.5.1	Optimal Spectrum Balancing	20
			2.1.5.2	Iterative Spectrum Balancing	22
			2.1.5.3	Multi-User Greedy Spectrum Balancing	23
			2.1.5.4	Multi-User Incremental Power Balancing	23



	2.1.6	DSM Level 3
2.2	Paralle	el Computing
	2.2.1	Forms Of Parallelism, aka, Flynns Taxonomy
		2.2.1.1 Pipelining
		2.2.1.2 Single Program Multiple Data
	2.2.2	Principles of Parallel Programming
		2.2.2.1 Gustafson and Amdahl's laws
	2.2.3	General Purpose computing on Graphics Processing Units
	2.2.4	CUDA Execution architecture
	2.2.5	CUDA Memory architecture

# **Appendices**

# Chapter 1

# Introduction

If there are two characteristic the internet has shown over the past 30 years, it's spacial growth, and an insatiable demand for bandwidth. By December 2010, almost 30% of the world's population was connected to the Internet. While in the developing world, much of this can be accredited to the growth of mobile connectivity, but even for DSL, a technology that dates back to 1984 , growth continues. In Q3 2010, BT announced that it had added nearly 200,000 DSL lines in the UK, bringing their total market share to 53%.??

The rise of applications including live-video streaming such as BBC iPlayer, distributed content systems such as BitTorrent, and real-time gaming platforms such as XBox Live, continuously pressure Internet Service Providers (ISP's) to improve backbone and last-mile infrastructure to satisfy customer expectations. Technologies such as Fibre to the Home/Building/Cabinet (FTTx), which involves the replacement of copper lines with optical fibres, are coming to market, but in many cases, this is expensive and will not be done outside of dense municipal areas.

For other users, often Digital Subscriber Lines (DSL), built on top of the existing plain old telephone system (POTS) are the only option for anything approaching high-speed internet access. As such, DSL has been a focus of research and development, leading to significant growth in acheivable data rates, from 8MBits Downstream for Asymmetric DSL (ADSL), through 24 MBits Downstream for ADSL2/2+, and more recently, up to 100MBits symmetrically on short loop lengths ( $\frac{1}{2}$  250m) for Very high bitrate DSL (VDSL).

FTTx and xDSL are both evolving together; as FTTx reduces the last-mile length, xDSL frequency use expands to provide the maximum bandwidth on that short-loop. While in some urban areas, FTTH will become the prevalent form of broadband internet access, xDSL will



still be needed for a long stime to come for the vast majority of the populace.

But existing methods of manageing the bandwidth allocations for bundles of xDSL lines are either computationally simple, but sub-optimal, or computationally intractable and near-optimal. Much work and research has gone into developing advanced and intelligent Dynamic Spectrum Management (DSM) algorithms, but little attention has been applied to the practical implications of these algorithms and the real-world effect that different forms of that implementation make to performance and tractability.

Massively parallel computing, in the form of GPGPU, is becoming a popular paradigm in computational research1, with classically linear algorithms being distributed across these Single Instruction Multiple Data (SIMD) devices giving general speedups in the range of 5-500x. The most popular and developed form of GPGPU architecture is nVidia's Compute Unified Device Architecture (CUDA), which leverages the streaming multiprocessor (SM) and high speed memories or their GPU's (usually used for gaming) for use as scientific computation devices.



Figure 1: Growth in Google Scholar papers mentioning GPGPU

In this report, the viability of GPGPU accelerated DSM algorithms is investigated,



# 1.1 Project Specification

# School of Electrical and Electronic Engineering and Computer Science FINAL YEAR PROJECT 2010/2011

Title: High-Speed bit-loading algorithms for Dynamic Spectrum Management in ADSL

Student: Andrew Bolster Supervisor: Prof A Marshall Moderator: Dr J McAllister

Area: Digital Comms

Research Cluster: Digital Comms

Digital subscriber lines need to employ bit-loading techniques to improve their throughput; this isknown as "Dynamic Spectrum Management" (DSM). Currently all implementations of DSM use level 1whereby individual lines use a "waterfilling" algorithm to adjust the power allocated to each tone in thespectrum, and a central management station adjusts the waterfilling parameters for each line in thesubscriber bundle. However this approach is sub-optimal whenever the capacity of the overall bundle considered, hence more recent research has proposed (level 2) more intelligent methods toallocate the power for each bit in each tone, considering both near and far end crosstalk in the bundle. A major problem with the level 2 techniques is their computational complexity which currently rendersthem practically infeasible, e.g. ISB typically takes ¿ 1 week to compute the tones for a 10-linebundle.Graphic Processing Units (GPUs) represent a new approach to massively parallel floating-point computations. Moreover the Compute Unified Device Architecture (CUDA) developed by NVidia,represents a framework whereby new highly parallel algorithms can be developed. The main aim ofthis project is to apply this approach to level 2 DSM algorithms, many of which are highly parallel intheir operation. The objectives of the project are:

- 1. Become familiar with DSM techniques for Digital Subscriber Lines.
- 2. Become familiar with the CUDA environment for GPU's and identify a suitable platform.
- 3. Investigate efficient implementations of level 2 DSM.
- 4. Develop an implementation of a level 2 bit-loading algorithm using GPU's.

#### M.Eng. Extensions

1. Analyse the performance of your implementation in terms of speed, cost, and scalability



(number of lines).

2. Compare your design with existing implementations.

#### **Learning Outcomes**

- 1. Understand how to use CUDA to programme GPU's.
- 2. Be able to design bit-loading algorithms for DMT.
- 3. How to analyse the performance of an implementation.

# 1.2 Overview and Objectives

The project specification is quite expansive, covering a vast range of areas that I have not encountered directly in my studies but have tangentially met externally. Parallel computation is an active area of research, especially Massively Parallel GPGPU systems such as this. Additionally, there are almost as many DSM algorithms as there are DSM researchers, so algorithm selection and implementation must be very carefully planned and executed to keep within a workable timeframe.

As with any project of this scale, the necessary first stage is a thorough investigation of the problem. Not only the areas of DSM directly relevent to the Level 2 algorithms under analysis, but also the underlying DSL technology to enable generation and implementation of a computational model on which to test the algorithms. This will necessitate the selection of a programming environment that must be held consistent throughout the project, as well as the additional implementation of Optimal Spectrum Balancing (OSB) for comparative analysis. In the interests of not reinventing the wheel, research will also be undertaken to assess the usefulness of any existing DSL models / DSM implementations in terms of development guidance.

Beyond the problem itself, technologies involved in the suggested solution will have to be expansively researched, such as CUDA, GPGPU, and Computational Parallelism, including any recent relevent scholarly works that could be useful.

To summarise, the main points that need investigation will be:

- Problem Research
  - How DSL works



- DMT communications
- Dynamic Spectrum Management
- DSM Levels
- Existing/previous DSL simulation systems
- Existing/previous DSM implementations

#### • Solution Research

- Relevant Programming Environments
- Software Profiling
- Massively Parallel Computing
- Parallel Computing Architectures
- CUDA software considerations
- CUDA hardware considerations

#### • Development

- Design and implement DSL system model simulator
- Implement Optimal Spectrum Balancing (OSB) algorithm
- Create an analysis server
- Evaluate system performance

# Chapter 2

# Research & Background

The modern Broadband telecommunications network has augmented the already massive effect on society of The Internet, allowing access to information from all over the world to one's doorstep. Broadband rollout and specifically xDSL has spurred the growth of VoIP technologies, Video chat and streaming services, and always-on connectivity, fundamentally changing how society interacts; in 2010, over 31 million adults in the UK made purchases online, that's 62% of the adult population buying from Amazon, Tesco Direct, and eBay instead of going to brick-and-mortar retailers. http://www.statistics.gov.uk/cci/nugget.asp?id=8

Almost 30% of the UK have access to 'Broadband' networks; defined as having a downstream bandwidth of 144Mbits, triple the number from just five years previously. Nielsen reports that in 2010, over 82% of the population had some form of internet access available to them; this number up from just under 60% over the same period.

In terms of speed, while variability is rife within the British Isles, Ofcom ... http://stakeholders.ofcom.org.uk/rdata-research/telecoms-research/broadband-speeds/speeds-nov-dec-2010/

While this is due to a variety of technologies, xDSL plays a massive role; as FTTx technologies increase the available backhaul bandwidth, xDSL technologies are still needed for the evershortening (and ever faster) local subscriber loop. Indeed, it is forecast that by 2012, only 4% of Broadband connections with be complete FTTx lines from subscriber to provider. DSL is still alive and well, and this paper will show that there is still plenty of capacity in existing lines that, if used efficiently, can keep up with subscriber demand for at least the next five years.



## 2.1 DSL

Originally part of the 1984 ISDN specification, but like most communications technologies, draws its basis from Claud Shannon's 1948 work at Bell Labs. <sup>[1]</sup>. DSL operates by overlaying wideband digitally modulated data signals on top of existing baseband voice signals on the POTS; over the phone line. This overlayed signal does not effect the voice line, as DSL models modulate on frequencies from around 4kHz to as high as 4MHz; well above the 300-3400Hz baseband service  $iref_{ij}/ref_{ij}$ , so both operations can be one asynchronously and simultaneously with little to no interference from each other<sup>1</sup>

## 2.1.1 DSL Modulation and Signal Transmission

Orthogonal Frequency-Division Multiplexing (OFDM), or as it is standardised within DSL<sup>[3]</sup>, Discrete Multi-Tone (DMT), is the most common modulation scheme in xDSL, where by a large number of orthogonal (non-interfering) sub-channels, tightly packed in the frequency domain, are used to carry data. Across these numerous sub-channels, data is effectively carried in parallel, and stream data is encoded and split up across these sub-channels at a relatively low symbol rate<sup>[4]</sup>. In the case of xDSL, this is generally in the range of 2-15 bits per sub-channel<sup>[2]</sup>.

ODFM is used in a wide variety of wideband communications systems, including 802.11a/g/n, WiMax, and DVB-T/H aswell as xDSL, and provides many advantages to service providers;

- 1. Tolerant of Multi-path effects such as fading, and Intersymbol Interference (ISI)
- 2. Tolerant of narrow-band co-channel interference.
- 3. Comparatively high spectral efficiency against spread spectrum modulation systems.
- 4. Efficiently implemented using Fast Fourier Transform (FFT)
- 5. Run-time adaptable to severe channel conditions without advanced equalisation techniques.

But it is to be noted that OFDM suffers from some disadvantages;

 $<sup>^{1}</sup>$ the POTS service can affect the performance of a DSL service if the phone lines are not low-pass filtered and split, but this is now common practise  $^{[2]}$ 



- 1. Doppler shift sensitivity
- 2. Highly sensitive to synchronisation issues
- 3. Poor power efficiency due to a High Peak to average power ratio (PAPR) necessitating linear transmission circuitry

<code>jref¿j/ref¿</code> "'need to work out how to cite this section as adapted from wikipedia"'

The ITU G.992 specifications, or G.DMT are the ITU specified sub-schemas of OFDM that are used in Asynchronous DSL deployments (ADSL, ADSL2, and ADSL2+), and ITU G.993 specifies the newer Very-high-bitrate DSL technologies (VSDL, VSDL2).

Other xDSL systems such as HDSL, IDSL, RADSL, SDSL, and SHDSL use a combination of Carrierless Amplitude Phase (CAP) and Two Binary One Quaternary (2B1Q) modulation schemes, which are not the subject of this report, but are interesting to investigate none the less.

Carrierless Amplitude Phase modulation was the de facto scheme for ADSL up until around 1996<sup>[5]</sup>, and was almost completely abandoned for ADSL after the 1999 ratification of ADSL ITU G.992.1 Interoperability standard, but lives on in Rate Adaptive DSL (RADSL), and some HDSL and SDSL deployments.

Two Binary One Quaternary modulation, as the name indicates, uses four signalling levels to represent a two bit, Gray coded input signal, meaning that if a signal was misread by one-level, only one bit error would occur. In xDSL, 2B1Q is used in ISDN over DSL (IDSL), and some flavours of HDSL and SDSL.

As stated, the DMT system as implemented in most A/VDSL systems, operates across hundreds of sub-channels, or slices of the frequency spectrum. How the streaming input data is multiplexed, quantised, and modulated across these sub-channels is largely variable. This Spectrum Management problem will be dealt with in more detail later in this report, but for now, it is suffice to say that data can be dynamically spread across and away from 'poor', noisy subchannels, and also can be concentrated on 'good', clean areas of the spectrum. This technique is called bit-loading, and entails the use of bit-variable modulation, usually based around variable constellation Quadrature Amplitude Modulation, and is demonstrated in the two diagrams ??.

The capacity of a single DMT line is well established, coming again from Shannon's seminal work<sup>[1]</sup>. His 'ideal' solution, 'Water-filling', simply assigns bit-loads based on the SNR inverse



of the line; pouring energy into sub-channels with the best SNR, i.e. most capable of carrying the signal. As the 'best' sub-channels are filled, the ajoining, less capable channels are filled, and so on until no more energy can be added to the channel.

As stated, this is and ideal approach, and presents the maximum theoretical capacity of the line. Practical implications of this, or any other bitloading algorithm, must sacrifice 'ideality' for realiability. As such, they must implement what is called a 'Shannon Gap' or 'SNR Gap', a sub-ideal limit on the power loaded on a channel to maintain reliable communications. This subject is revisited in ¡INSERT REFERENCE HERE; but the time being, any M-QAM sub-channel constellation, the number of bits that can be encoded within is given in  $2.1^{[1]}$ .

$$b = log_2(M) \tag{2.1}$$

But before going too deeply into the 'problem', first an exploration of the landscape within which the problem lies.

## 2.1.2 DSL System Architecture

A classical DSL local loop architecture involves a Central Office (CO), with many Line Termination (LT) modems, each connected to a Network Termination (NT) modem at the Customer Premises (CP). Each LT/NT pair has a separate line between them, and for local loops, these lines are wrapped together in bundles of up to fifty individual lines. This bundle then runs from the CO to the CP's, with intermediate CP lines 'peeling off' the bundle. Additionally, along the length of the bundle, additional lines can 'peel in' to the bundle. Some of the wide variety of possible situations are shown diagrammatically in ¡ref¿¡/ref¿.

These bundles make for a highly noisy RF environment; with signals from each line interfering with every other line in the bundle through electromagnetic induction of leaked signal power. This phenomenon is termed crosstalk and is the major limiting factor on the achievable data rates of DSL rollouts, with no current practical solution.

Crosstalk reduces the SNR on DMT sub-channels on a 'victim' line, reducing the amount of bits-per-symbol that can be transmitted on that sub-channel at a pre-defined constant error rate. The level of SNR reduction is often in the 10-20dB range and as such, is the most dominant noise source experienced within the bundle. <sup>[6]</sup>

This phenomenon comes in two major forms;



- Near-End Crosstalk (NEXT): signal leakage from LT-LT or NT-NT
- Far-End Crosstalk (FEXT): signal leakage from LT-NT or LT-NT

In the vast majority of current DSL rollouts, NEXT is effectively eliminated through the use of Frequency Division Duplexing; i.e the upstream data (NT-¿LT) is sent on a very different frequency than the downstream (LT-¿NT), and as such does not cause direct interference with a 'neighbouring' termination point.

The amount of crosstalk (XT) is generally time-constant (excluding severe temperature and humidity changes) and as such can be computationally 'accommodated for' a-priori, but direct vectorisation (we'll find out about that later) and even in-direct cross talk elimination is computationally difficult, if not intractable.

Before one can understand the effects of XT on a DSL system, and especially before one can experiment with different cross talk 'avoidance' algorithms, a realistic dynamic simulation of a functional DSL system must be generated.

#### 2.1.2.1 DSL System Modelling

Modelling a DSL system, instead of opting for 'real-world' values, allows experimentation and observation of channel behaviours that may not be immediatly clear from end-point experimentation  $^{2}$ 

Simulation in this case involves the generation of a cross-talk gain (XTG) matrix for an N-line network for each of its K operating channels. This XTG matrix will then be used by the management algorithms to assess the 'cost' or indeed viability of a particular bitload on a particular line on a particular channel.

As such it is important to understand the electromagnetic transmission characteristics of twisted pair phone lines. This area is largely concerned with the generation of per-line-per-channel transfer functions for interacting sections within a bundle. It is shown in <sup>[7]</sup> that for standard (Category 3) lines, the following RCLG characterisation is stable up to the 30MHz area, at which point this 'simplified' characterisation veers away from real-world performance due to high-frequency envelope shearing. Category 5 lines are stable with this kind of characterisation up to around 150MHz.

<sup>&</sup>lt;sup>2</sup>not to mention that real-world experimentation is time-consuming, expensive, and often in-comperable to other results due to a multitude of measurement standards



RLCG Characterisation is derived from the per-unit-length two-port model shown in ??, which can be viewed as a infinitisemally small section of a segment of transmission line. The RCLG parameters represent Resistance, Inductance, Capacitance and Conductance per unit length of line. The direct gain channel models used in this report are based on the long line approximations taken from [8], which in turn were taken from [7].

This assumption is that (for a long DSL line) the input line impedance  $V_1$  matches the characteristic impedance  $V_2$ . Given that assumption aswell as;

- d :line length
- ullet Z :Impedance per unit length: $R \cdot L$
- Y :Admittance per unit length:  $G \cdot C$
- $Z_l$  :load impedance
- $Z_s$  :source impedance
- $Z_0$  :characteristic impedance: $\sqrt{\frac{Z}{Y}}$
- $\gamma$  :propagation constant: $\sqrt{Z \cdot Y}$

the transfer function for a given DSL line is;

$$H = \frac{Z_0 \cdot \operatorname{sech}(\gamma d)}{Z_s \cdot \left[\frac{Z_0}{Z_1} + \tanh(\gamma d)\right] + Z_0 \cdot \left[1 + \frac{Z_0}{Z_1} \cdot \tanh(\gamma d)\right]} \tag{2.2}$$

To ensure that this modelled transfer function is smooth with respect to frequency <sup>3</sup>, the RLCG values are parameterised thusly;

$$R(f) = \frac{1}{\frac{1}{\sqrt[4]{r_{0c}^4 + a_c \cdot f^2}} + \frac{1}{\sqrt[4]{r_{0s}^4 + a_s \cdot f^2}}}$$
(2.3)

Where  $r_{0x}$  is the DC resistance of copper (c) and steel (s) and  $a_x$  are skin effect related constants

$$L(f) = \frac{l_0 + l_\infty (\frac{f}{f_m})^b}{1 + (\frac{f}{f_b})^b}$$
 (2.4)

<sup>&</sup>lt;sup>3</sup>necessary due to the large margins of error in characterising 'real-world' lines



Where  $l_x$  are low (0) and high ( $\infty$ ) frequency inductance and b and  $f_m$  define the transition from low to high frequencies.

$$C(f) = c_{\infty} + c_0 \cdot f^{-c_e} \tag{2.5}$$

Where  $C_x$  represent contact  $(\infty)$  and other (0,e) capacitances, chosen from measurements.

$$G(f) = g_0 \cdot f^{+g_e} \tag{2.6}$$

Where  $G_x$  represent (0, e) conductances, chosen from measurements.

Within this project, as in [8], AWG 24 line parameters were used, shown in table ??.

Using these parameters, ?? shows the gain-curve for a variety of lengths of AWG24 cabling produced from (2.2)

#### 2.1.2.2 Crosstalk Modelling

The above model allows the generation of 'idealised gains' for a given line, ignoring all external effects, such as the afor mentioned crosstalk. To bring crosstalk into the picture, assuming that NEXT is eliminated completly by FDD, we can model FEXT based on the industry standard ETSI  $1\%^{[9]}$  model(2.7)

$$|H_{FEXT}(f)|^2 = N^{0.06} K_{FEXT} f^2 |H_{channel}(f, L)|^2$$
(2.7)

The "1%" in this case represents the worst-case-scenario, and in a real deployment would not be encountered 99% of the time. This is partially driven from systemic pessamism, but partially comes from the fact that this worst-case scenario allows for a modelling function that is smooth with frequency.

In most cases, this 1% model is over zealous in its estimations of crosstalk coupling, and also ignores spatiality within the bundle  $^4$ . Using real data from a four sub-bundle,  $100 \times 100$  DSL binder, the existing model can be modified to more closely match the coupling data of the 'real' bundle.

<sup>4</sup>i.e., lines in the core of the bundle recieve must more crosstalk than those on the skin of the bundle



$$|H_{FEXT}^{j,k}(f)|^2 = |H_{FEXT}^{j,k}(f)|^2 \times 10^{\frac{X_{dB}}{10}}$$
 (2.8)

Where the modifier X is selected based on a Beta probability distribution of sample data, for example, [10].

As stated, DSL is a crosstalk-limited system, and as such, the effect of crosstalkers also effects some of the fundamental assumptions that must be made about the transmission characteristics of the lines in the bundle.

From [11], the approximate Shannon Gap for a DSL system based on M-QAM is derived thus. From the Central Limit Theorem, as the number of Crosstalkers increases, the effects of those crosstalkers approximates to a Gaussian Distribution [12]. Therefore, a DSL channel can be approximated as a an Additive White Gaussian Noise (AWGN) channel, which is described [1]:

$$C(k) = log_2(1 + SNR(k))$$
(2.9)

This represents the maximum possible capacity (in bits) on a given channel (C(k)), ignoring practical considerations such as coding complexity and processing delays. From [1] and [4], the probability of a symbol error for an uncoded M-QAM constellation  $^5$  on a given sub-channel is shown in (2.10)

$$P_e \approx N_e Q \left( \sqrt{\frac{3}{M-1} SNR} \right) \tag{2.10}$$

Where Q(x) is the probability of unitary Gaussian variable will will exceed x, given in (2.11). In general, DSL systems aim for this probability of symbol error ( $P_e$ ) to be around  $1e^{-7}$ .

$$Q(x) = \int_{x}^{\infty} \frac{1}{\sqrt{2\pi}} e^{-u^{2}/2} du$$
 (2.11)

(2.11) is generally rewritten in terms of the standard error function erf(x), shown in (2.12) and (2.13).

$$Q(x) = \frac{1}{2} \left( 1 - erf\left(\frac{x}{\sqrt{2}}\right) \right) \tag{2.12}$$

<sup>&</sup>lt;sup>5</sup>with an associated number of nearest neighbours,  $N_e$ 



$$Q^{-1}(x) = \sqrt{2}erf^{-1}(1 - 2x)$$
(2.13)

Rearranging (2.10) for M gives (2.14)

$$M = 1 + \frac{SNR}{\frac{1}{3}(Q^{-1}(\frac{P_e}{N_e})^2)}$$
 (2.14)

Revisiting (2.1), (2.15) can be obtained, expressing the number of bits that can be encoded on a sub-channel.

$$b = log_2 \left( 1 + \frac{SNR}{\frac{1}{3}(Q^{-1}(\frac{P_e}{N_e})^2)} \right)$$
 (2.15)

Contrasting (2.15) with (2.9), the uncoded channel gap is defined in (2.16).

$$\Gamma_{uncoded} = \frac{1}{3} \left( Q^{-1} \left( \frac{P_e}{N_e} \right)^2 \right) \tag{2.16}$$

This allows simplification of (2.15) with respect to (2.16) into (2.17)

$$b = log_2 \left( 1 + \frac{SNR}{\Gamma_{uncoded}} \right) \tag{2.17}$$

This characterisation of the Shannon Gap is not quite complete, and represents the best-case scenario within a DSL system, while ignoring potential coding gains from Forward Error Correction such as the Trellis<sup>[13]</sup> or Reed-Solomon<sup>[14]</sup> coding schemes.

As such, two additional modifiers are added to the  $\Gamma$  calculation; a performance margin  $\gamma_m$  which allows for SNR 'headroom' to maintain error rates during temporarily bad noise conditions, and a coding gain  $\gamma_{eg}$  which incorporates any error correction modulation in place. This gives a final  $\Gamma$  sum shown in (2.18)

$$\Gamma = \Gamma_{uncoded} + \gamma_m + \gamma_{eq} \tag{2.18}$$

In [8] it is demonstrated that crosstalk coupling can be assumed not to have any practically relevant effect on sub-channels other than the sub-channel from which that crosstalk origi-



nates, such as when DMT blocks are transmitted and recieved synchronously or when cyclic prefixing and pulse shaping ("Zipper" DMT<sup>[15]</sup>) is used.

From  $[^{16}]$ , (2.19) shows the maximally optimal bit-loading on line n of N users, and tone k of K total sub-channels, including the above derivation for FEXT coupling.

$$b_n(k) = \log_2 \left( 1 + \frac{p_n(k)|h_{nn}(k)|^2}{\Gamma\left(\sigma_n^2(k) + \sum_{j \neq n}^N p_j(k)|h_{jn}(k)|^2\right)} \right)$$
(2.19)

In (2.19), the following definitions are provided for clarity;

- $h_{ij}(k)$ : The crosstalk gain from user i to user j on channel k
- ullet  $p_n(k)$ : The power provisioned on channel k for user n
- ullet  $\sigma_n^2(k)$  :The background noise power experienced by user n on channel k
- $\Gamma$ : The Shannon Gap derived from (2.18)

By letting  $f(b_n(k)) = \Gamma(2^{b_n(k)} - 1)$ , (2.19) can be rearranged to (2.20)

$$p_n(k) - f(b_n(k)) \sum_{j \neq n}^{N} p_j(k) \frac{|h_{jn}(k)|^2}{|h_{nn}(k)|^2} = f(b_n(k)) \frac{\sigma_n^2(k)}{|h_{nn}(k)|^2}$$
(2.20)

It is clear that (2.20) can be characterised as an N-dimensional linear system of equations, of the form A(k)P(k)=B(k), where

$$A(k)_{ij} = \begin{cases} 1, & \text{for } i = j\\ \frac{-f(b_i(k))|h_{ji}|^2}{|h_{ii}|^2}, & \text{for } i \neq j \end{cases}$$
 (2.21)

$$P(k) = [p_1(k) \dots p_i(k) \dots p_N(k)]^T$$
(2.22)

$$B(k) = \left[ \frac{f(b_1(k))\sigma_1^2}{|h_{11}|^2} \dots \frac{f(b_i(k))\sigma_i^2}{|h_{ii}|^2} \dots \frac{f(b_N(k))\sigma_N^2}{|h_{NN}|^2} \right]^T$$
(2.23)

As such, the vector B(k), as a function of b(k), describes the amount of bits loaded onto each user's line on tone k, and P(k) perscribes the power required on each line to support the



vector B(k) of bits loaded onto those lines on channel k. It is the solution and optimisation of this system of equations that is the fundamental limiting factor, and drive for, DSM systems.

The reasoning for this is primarily visible looking at the concept of rate-regions, i.e an N-dimensional surface of possible maximum line bit-loads for each user n. ?? shows the relationship between two given users,  $R_1$  and  $R_2$ ) within a given bundle. It is evident that one <u>could</u> achieve an very high data-rate on one line, but at great expense to the other. Mathematically, the search for optimal bitloading is summed up in (2.24).

$$\max_{\{p_n \in P_n\}_n} \sum_n w_n R_n \tag{2.24}$$

Using an optimal rate-region, of the style demonstrated in ?? can be generated algorithmically from the above equations. But often these algorithms can be computationally intractable, and less computationally expensive (but sub-optimal) algorithms are used instead, producting reduced rate regions, as shown, which do not take full advantage of the available spectrum given the same crosstalk and bundle noise characteristics.

In essence, this Spectrum Management Problem, as stated in (2.24), can be expanded based on line-weighting; where some lines get 'preferential treatment', either because they are paying more, or as part of a lead-and-lag rate-compensation system<sup>6</sup>. Thus, the Spectrum Management Problem can be generalised to N users as a maximisation of a weighted sum of data rates within a bundle, as shown in (2.25).

$$\sum_{n=1}^{N} w_n \sum_{k=1}^{K} log_2 \left( 1 + \frac{p_n(k|h_{nn}(k)|^2)}{\Gamma\left(\sigma_n^2(k) + \sum_{m \neq n}^{N} p_m(k)|h_{jm}(k)|^2\right)} \right)$$

$$s.t. \sum_{k=1}^{K} p_n(k) \leq P_{max,n} \forall n$$
(2.25)

The optimisation of this problem in a dynamic near-realtime timeframe is the major focus of DSM research, which is summarised next.

<sup>&</sup>lt;sup>6</sup>Lag and Lead, terms originally from the field of economics but 'adopted' by the field of control theory, implies a kind of 'lending' system, where by a given variable (in this case the bit-rate/weight on a particular line) can be allowed to 'run rampant' if the system has spare capacity, but that added usage is accounted and is 'paid back' to the system when needed, and often that particular variable will be more 'borrowed from' until its lag/lead accounts are even again



## 2.1.3 Dynamic Spectrum Management Introduction

A general solution to this rate-region problem has been the use of Static Spectrum Management (SSM), where each line has a pre-defined power spectral density (PSD) profile under which it operates. This is sometimes called Spectral Masking. Unfortunately this masking is done once (or a few times, if lines are added to / removed from the bundle), and additionally assumes that each line will be fully utilised at all times. This a major abstraction from reality, and has driven the development of spectrum management systems that can dynamically re-allocate PSD's based on near-realtime usage. From [17]:

Suppose that 25 copper lines exist in a cable bundle. Depending on the time (day versus night, weekday versus weekend) and the location (commercial versus residential area), the demand for DSL services varies. For example, the data traffic load at an office is heavy during the daytime and may be close to zero at night. Furthermore, depending on the specific loop topologies, the interference caused by one line to another varies. Some pairs might be physically close in the binder over a very short distance; hence, the interference between these pairs might be very small. On the other hand, other pairs might be proximate along most of the loop length, which leads to a very strong interference between those two pairs ... Revisiting the example where 25 copper lines exist in a telephone bundle, suppose that in the middle of the night at school, one PhD student is trying to download a large paper from a website using DSL. If static spectrum management is used, the speed is as slow at night as during the day, when many other students are also using their DSLs. However, if the DSL network uses [Dynamic Spectrum Management], the speed at night can be much faster than during the daytime because the bitrate on the line in use can be optimised to take advantage of the low-noise conditions.

It is clear that with the addition of some usage-based intelligence, the bundle could be much more effectively used. Dynamic Spectrum Management systems allow for power and rate allocations for each line to be dynamically controlled, but are classified into four general levels, based on the amount of coordination between lines, ranging from completly autonomuous operation<sup>7</sup> to centralised signal vectoring and control, as summarised in 2.1.3, adapted from <sup>[18]</sup> and <sup>[8]</sup>.

<sup>&</sup>lt;sup>7</sup>Strictly speaking not DSM but included for completeness



DSM Level	Description	Examples
0	No DSM, Completly Autonymous per-modem Spectrum	NA
	Management	
1	Single line spectrum balancing with politeness and signal	IWF <sup>8</sup> ,ASB <sup>9</sup>
	impulse control	
2	Multiple line spectrum balancing with spectra controls	OSB <sup>10</sup> ,
		ISB <sup>11</sup> ,SCALE <sup>12</sup>
3	Multiple line signal coordination (vectoring)	Vectored-
		DMT <sup>[19]</sup> , SVD <sup>13</sup>

This coordination (where applicable) is controlled centrally from a Spectrum Maintenance Center (SMC), which recieves data from Customer Premisis Equipment (CPE) via an Auto-Configuration Server (ACS), and/or from DSLAMs and LT-side equipment via an Element Management System (EMS). The SMC then collates the recieved information, and distributes profile settings for the DSLs.

# 2.1.4 DSM Level 0/1

For clarity, levels 0 and 1 are generally grouped, as the only major difference is that while in level0<sup>14</sup>, equipment is completly autonomous in terms of its own spectrum management; level 1 systems recieve power and rate limitations from the SMC, within which they must operate.

Thinking back to the initial discussion of DMT spectrum balancing, the most common technique for autonomous spectrum assignments is based on Water-filling  $^{[1]}$ , and refined for DSL in  $^{[22]}$   $^{[23]}$ 

For the single user case, refer back to ??, but in the multi-user case, water-filling attempts must be iteratively refined (Hence, Iterative Water-Filling, or IWF); so as to allow the 'other' lines to see each lines new noise profile, see ?? for a graphical example of this. This helps to reduce the effects of the so-called "Near Far Problem", whereby the recieved signal from crosstalker which is closer to the reciever, is stronger than its direct line transmitter signal.

<sup>&</sup>lt;sup>8</sup>Iterative WaterFilling

<sup>&</sup>lt;sup>9</sup>Autonomous Spectrum Balancing

<sup>&</sup>lt;sup>10</sup>Optimal Spectrum Balancing

<sup>&</sup>lt;sup>11</sup>Iterative Spectrum Balancing

<sup>&</sup>lt;sup>12</sup>Successive Convex Approximation for Low ComplExity [20]

<sup>&</sup>lt;sup>13</sup>Single Vector Decomposition [21]

<sup>&</sup>lt;sup>14</sup>currently the most common method of 'Spectrum Balancing'



The waterfilling algorithm produces the optimal solution<sup>15</sup>, maximising channel capacity for a single user with a continuous bit-assignment <sup>16</sup>. In practise this is incorrect, as integer bits must be assigned to each channel for transmittion. When this integer condition is applied, it is known as "Discrete Waterfilling". Discrete waterfilling has two variations; one which focuses on maximising bitrate with respect to a stated power budget, known as Rate-Adaptive (RA); and another which focuses on minimising the power requirements with respect to a stated bitrate, known as Fixed-Margin (FM). These two conditions are mathematically phrased in (2.26) (2.27)<sup>[7]</sup>.

$$maxR = \sum_{k=1}^{K} b(k)$$

$$s.t. \qquad \sum_{k=1}^{K} p(k) \le P_{budget}$$
(2.26)

$$min \qquad \sum_{k=1}^{K} p(k)$$

$$s.t. \qquad \sum_{k=1}^{K} b(k) \ge B_{budget}$$

$$(2.27)$$

The resolution of both of these forms of waterfilling is surprisingly simple in theory; find the tone with the lowest bit-addition energy <sup>17</sup>, and add a bit to it. This continues until either the power or rate budget is reached, depending on the mode applied. This basic algorithm is the Levin-Campello (LC) Algorithm <sup>[25]</sup>.

#### 2.1.4.1 Iterative Water Filling

One of the first forms of DSM, IWF is computationally simple, de-centralised, and relatively easy to implement. The rational of IWF is to limit iteratively perform LC bit-loading and to adapt the power constraints so as to limit the power used in the bundle while maintaining total bundle capacity, thereby lowering the power of crosstalking signals and actually increasing the net bundle data rate greatly when compared to SSM, but is far from optimal, and is not guaranteed to converge, or settle, on on any result. The general algorithm for IWF is shown in 2.1.4.1

#### repeat

for 
$$n=1...N$$
 do

<sup>&</sup>lt;sup>15</sup>It is proven in <sup>[24]</sup> that for frequencies less than 2MHz, there exists only one Nash Equilibrium point within a distributed DSL network, and although it is possible, no example of multiple optimal rate-region points has been discovered to date <sup>[17]</sup>

<sup>&</sup>lt;sup>16</sup>I.e non-integer bit-assignments are permitted

<sup>&</sup>lt;sup>17</sup>generally termed  $\Delta p(k)$ 



```
Execute LC Algorithm with power budget P_n on line n if R_n > R_n^{target} then P_n = P_n - \gamma else P_n = P_n + \gamma end if end for until convergence
```

#### 2.1.5 DSM Level 2

#### 2.1.5.1 Optimal Spectrum Balancing

From <sup>[6]</sup>, OSB optimally solves the Spectrum Management Problem for multiple users, but is highly computationally intensive and generally cannot be practically computed for more than four lines <sup>[8]</sup>. The avenue taken by OSB in solving the Spectrum Management Problem is a mathematically complex one. The solution is centered around the use of a Lagrangian dual decomposition of the initially states Spectrum Management Problem (2.25). To explain what this process entails, one must look closer at the problem; from <sup>[6]</sup>

The fundamental problem is that the total power constraints on the modems couple the optimisation across frequency. As such optimisation must be done jointly across all tones, which leads to an exponential complexity in K. We overcome this problem through the use of the dual decomposition method. This technique allows us to replace the constrained optimisation problem with an unconstrained maximization of a Lagrangian  $^{18}$  The Lagrangian incorporated the constraints implicitly into the cost function, removing the need for the constraints to be explicitly enforces. As a result, the optimisation can be decoupled across frequency, and an optimal solution can be found in a per-tone fashion. This leads to a linear rather than exponential complexity in K and a computationally tractable problem.

 $<sup>^{18}</sup>$ A Lagrangian of a dynamical system is a function that summarises the dynamics of the system, and in the field of optimisation, allows for the joint-optimisation of a dually (in this case) constrained problem through the use of an additional Lagrange multiplier to generate the new Lagrangian decomposition L that implicitly encompasses both (all) constraint functions



In practical terms, that means that the Spectrum Management Problem can be 'simplified' to include the pan-channel power constraints, meaning that instead of generating many solutions to the general (first line of (2.25)) problem, and then subscequently discarding those as they do not satisfy the bundle power constraints, global power is a focal consideration. The Lagrangian decomposition of (2.25), encompassing the power constraints, is shown in (2.28)

$$L = \sum_{n=1}^{N} w_n \sum_{k=1}^{K} log_2 \left( 1 + \frac{p_n(k_|h_{nn}(k)|^2)}{\Gamma\left(\sigma_n^2(k) + \sum_{m \neq n}^{N} p_m(k)|h_{jm}(k)|^2\right)} \right) - \lambda_n \left(\sum_{k=1}^{K} p_n(k)\right)$$
(2.28)

Is was shown by Yu and Lui<sup>[26]</sup> that this decomposition is an exact match to the originally stated problem for large numbers of channels.

It is also stated in [8] that (2.28) can be tonally decoupled, and a (unfortunately non-convex) Lagrangian expression for each channel generated, as in (2.29), and by optimising for a maximal per-tone Lagrangian, and searching  $\lambda$  space<sup>19</sup>, the original problem can be solved.

$$L(k) = \sum_{n=1}^{N} w_n b_n(k) - \sum_{n=1}^{N} \lambda_n p_n(k)$$
 (2.29)

Since (2.29) is non-convex, an exhaustive search across  $b_n$  space is required<sup>20</sup> Even with the Lagrangian decomposition, the computationally explosive nature of this style of exhaustive bit-field search renders OSB computationally intractable for more than four or five lines. Some runtimes from [8] are shown in ??

The generalised algorithm for OSB is shown in 2.1.5.1

repeat

repeat

for 
$$k = 1 \dots K$$
 do 
$$\arg \max_{b(k)} L(k) = \sum_{n=1}^{N} w_n b_n(k) - \sum_{n=1}^{N} \lambda_n p_n(k)$$

 $<sup>^{19}</sup>$ How the  $\lambda$  space is searched is a matter of much debate, which will be met later

 $<sup>^{20}</sup>$ For the interested reader, this is a computationally explosive procedure; consider the vector B(k), with each vector index as the bit load on a particular line on channel k, and a maximum bits per tone of 15 (from the DSL standard). For two lines, this represents only 225 possibilities, but for four, its 50625; for 8 its over 2.5 billion, and for a standard 50 line bundle, its a 59 digit number. To put that in perspective, the number of stars in the observable universe is only a 24 digit number. For a given max bits per tone  $b_{max}$ , the number of bit combinations for N lines is  $b_{max}^N$ 



end for  $\lambda_n = \lambda_n + \epsilon(\sum_{k=1}^K p_n(k) - P_n^{max})$ 

Solve by N-d exhaustive search

until  $\lambda$  convergence

 $w_n = w_n + \epsilon \left(\sum_{k=1}^K b_n(k) - R_n^{target}\right)$ 

 ${\bf until}\ w\ {\bf convergence}$ 

OSB can be augmented using a Branch and Bound searching structure into Branch and Bound OSB (BBOSB). BBOSB is covered in detail in  $^{[27]}$ , but suffice to say, even with the improved searching structure, BBOSB is still exponential in N, but with a lower complexity coefficient; where OSB is only tractable for 4-5 lines, BBOSB is tractable up to approximately 10 lines  $^{[8]}$ .

#### 2.1.5.2 Iterative Spectrum Balancing

ISB is based on the same Lagrangian decomposition as OSB, but instead of an exhaustive search across the bit-space within the Lagrangian, each line in turn is optimised, i.e a linear search instead of OSB's matrix-search. It was presented [28] by Cendrillon and Moonen in 2005 and thoroughly investigated by Yu and Lui [26] in 2006, and is near-optimal, but is not guaranteed to converge on a global maximum. [28].

The improvement in computational complexity is great; OSB has a N complexity of  $O(2^N)$ , whereas ISB attains a complexity of  $O(N^2)$ , meaning that for practical bundle sizes, ISB is computationally tractable. The ISB algorithm is shown in 2.1.5.2

```
repeat  \begin{aligned} & \text{for } k = 1 \dots K \text{ do} \\ & \text{repeat} \\ & \text{for } n = 1 \dots N \text{ do} \\ & \text{Fix } b_m(k) \forall m \neq n \\ & \arg \max_{b(k)} L(k) = \sum_{n=1}^N w_n b_n(k) - \sum_{n=1}^N \lambda_n p_n(k) \\ & \lambda_n = \lambda_n + \epsilon (\sum_{k=1}^K p_n(k) - P_n^{max}) \\ & \text{Solve by 1-d exhaustive search} \\ & \text{end for} \\ & \text{until } \lambda \text{ convergence} \\ & \text{end for} \\ & w_n = w_n + \epsilon (\sum_{k=1}^K b_n(k) - R_n^{target}) \\ & \text{until } w \text{ convergence} \end{aligned}
```



#### 2.1.5.3 Multi-User Greedy Spectrum Balancing

It has been shown that while the LC algorithm is optimal in the case of a single line, the straightforward multi-user expansion of this (IWF) is decidedly sub-optimal. Cioffi, Sonalkar, and Lee, in [29] presented a heuristic extension to the Levin-Campello Algorithm, termed Multi-User Greedy Spectrum Balancing. The heuristic applied was, instead of in IWF where each line is individually optimised, the bundle is viewed as a whole, and bits are iteratively assigned to both the line and channel with the minimum cost of addition. This cost of bit-incrementing, which for IWF was simply  $\Delta p_m(k)$  where m was the line being balanced, and k was the channel on the line with the lowest additional power requirement; additionally includes the sum of  $\Delta p_n(k)$  on all other lines required to accommodate the additional crosstalk generated on the incremented line2.30

$$C(m,k) = \sum_{n=1}^{N} \left( b(k) + 1 - b(k) \atop p_n(k) \right)$$
 (2.30)

#### 2.1.5.4 Multi-User Incremental Power Balancing

In <sup>[8]</sup>, McKinley details the development of MIPB as coming from a critical analysis of Multi-User Greedy Spectrum Balancing (MUGSB). One of the major deficiencies of MUGSB is the (significant) possibility of the algorithm getting stuck in local minima, or getting 'deadlocked', whereby bits cannot be added to any lines due to any other line in the bundle attempting to violate its power constraint to accomodate the additional cross talk incurred, (see 2.30). To remedy this, an adaptive power penalty function is used to stop 'clean' lines being continuously loaded up to their power budget, and then 'locking' all other lines, and to instead force all the lines to be more or less equalised as the algorithm progresses. The algorithm for MIPB is shown in 2.1.5.4. The final bundle efficiency of MIPB, while non-optimal, is very close, but the real improvement is in runtime performance; 10 lines with rate targeting applied in under five minutes.

repeat

**FIXME** 

until REALLY, FIXME!



#### 2.1.6 DSM Level 3

Level 3 techniques rely on the concept of signal vectoring, coordinated at a DSLAM, such that all lines are terminated on common equipment. Complete signal vectoring eliminates crosstalk through the generation of a cancellation matrix consisting of block-permuted, diagonal Inverse Discrete Fourier Transformmatrices, acting as a Generalised Decision Feedback Equaliser, which, as demonstrated in [30], can eliminate crosstalk, aswell ISI in the case of impulse envelope skewing over long lines.

Vectored-DMT (VDMT) can produce optimal bundle efficiencies, but the conditions on VDMT's operation<sup>21</sup> make it inapplicable for commercial use.

Fortunately, DSL Level 3 is not the subject of this project.

# 2.2 Parallel Computing

Today, most (hopefully all) engineering and computer science students are educated in programming, in one form or another. The current languages of choice;C,C++, Java, and Python, all (classically) conform to what is known as procedural, or imperative, programming, where by instructions are written to be serially fed into a processor, and data flow is dictated by run-time conditional redirection. Ever since the computing innovations of Turning in the 1940's<sup>[31]</sup> and the later codification of the Von Neumann Architecture (VNA) after his work on EDVAC <sup>22 [32]</sup>, the concept of a serially operated computer dominated the field of computer science for decades.

Parallel computing, on the other hand, which simultaneously uses many processing units to solve a problem by breaking a problem (or data) set up and distributing this split workload to different processing units<sup>23</sup>, has been a niche interest. Parallel computing was for a long time the reserve of a few highly specialised machines created over the years, generally in the fields of medicine, energy or warfare.<sup>24</sup>

<sup>&</sup>lt;sup>21</sup>Co-location of at least one side of the bundle, computationally expensive pre-computation, inflexibility of applications, requirement for expensive real-time DSP hardware at both bundle terminations

<sup>&</sup>lt;sup>22</sup>Electronic Discrete Variable Automatic Computer, prodominantly used for Ordance Trajectory calculations and other military applications

<sup>&</sup>lt;sup>23</sup>Whether instruction pipelining should be included in this is a point of debate, which will be dealt with later in this chapter

<sup>&</sup>lt;sup>24</sup>For example, the Cray-1 was built for fusion plasma dynamics research, the Cytocomputer pipelined processor was built for biomedical image processing in 1980<sup>[33]</sup>, and the Staran Content-Addressable Parallel



The reason for this 'edging out' of parallel computation was simple; Moore's Law [35], which perscribes that computational density doubles more-or-less every 18 months, held for about four decades. This continuous, explosive, growth drove programmers with computationally intense problems simply to wait 18 months for their applications to run twice as fast on newer hardware, instead of using problem decomposition to solve the current problem in a more distributed way. This period of exponential processing growth in respect to hardware has, in recent years, come up against major blocks; quantum physics<sup>25</sup>, the infamous 'power wall'<sup>26</sup>, and a general consumer and industrial drive towards low power devices (including 'supercomputers').

Since the early 2000's, the semiconductor industry has settled on two main paths to stave-off the demise of Moore's Law (in its current form<sup>27</sup>); multi-core and many-core.

Multi-core processing involved the use of a relatively small number of monolithic processing units, very akin to traditional single CPU's, placed on a single die, maintaining the execution speed of existing sequential programs while allowing for direct execution concurrency. The latest 'state of the art' in this field is the Intel i7 Sandy Bridge 32nm architecture, with 8 processing cores [38], each of which is a hyperthreaded 28 x86 instruction set processor, giving, in theory, 16 hardware threads of parallelism. The trend in these types of devices has actually almost matched Moore's Law in its simplest form; the number of cores in multi-core chipsets has been roughly doubling every two years.

Many-core computing, on the other hand, involves the use of a relatively large number of 'dumb' cores. While many many-core architectures exist<sup>29</sup> the area in which parallel computing research and applications has been recently most focused is the development and adaptation of consumer graphics hardware to application acceleration and scientific computing, termed General Purpose computing on GPU's (GPGPU).

The real difference between multicore and many core computing can be seen in Figure ??, whereby a multicore CPU, such as the Intel Core i5, has a number of large distinct PUs, wheras an NVidia GPU<sup>30</sup> consists of an array of many smaller Streaming Multiprocessors (SM) that

computer, built in 1972, was used for Cartographic data processing for military intelligence [34]

<sup>&</sup>lt;sup>25</sup>Quantum Tunnelling leads to non-deterministic behaviour at around the 16 nanometer mark [36]

<sup>&</sup>lt;sup>26</sup>If processor speeds were growing today at the same rate as in the mid-90's, CPU's would require a power density equivalent to that of a Saturn V booster stage nozzel<sup>[37]</sup>

<sup>&</sup>lt;sup>27</sup>Moore himself has said the 'his' law is the exception to Murphy's Law, in that no-matter what doomsday predictions are made regarding it, The Law seems to perpetuate itself in new forms


<sup>&</sup>lt;sup>28</sup>Read:two hardware threads per core

 $<sup>^{29}</sup>$ IBM's BlueGene/Q architecture, Intel's Larabee Microarchitecture, AMD's FireStream, NVIDIA's Tesla, and Tilera's iMesh to name a few

<sup>&</sup>lt;sup>30</sup>Used as an example of ManyCore computing, but the general principals apply across manycore devices



#### CPU/GPU Architecture Comparison






Figure 2: Multicore CPU's and Manycore GPU's have fundamentally different design philosophies

themselves contain an array of Streaming Processors  $(SP)^{31}$ , each of which can be considered an individual PU.

While it is not directly relevant to this document, outside of the semiconductor industry, the drive towards massively distriburted clusters of not-necessarily-co-located machines <sup>32</sup> has become such a major feature of the scientific computing landscape, it is cureently being used at CERN. Data processing for CERN's LHC project is handled by a worldwide grid of over 200,000 processing cores, with 150 PB of storage, and a theoretical capacity to handle the 27TB of raw data per day coming out of the LHC, communicating across a mixture of dedicated fibre connections and the public internet backbone. On a smaller scale, programming paradigms such as Message Passing, and Parallel Virtual Machines, allow applications to be executed against an arbitrary number of computing nodes in a cluster.

Before looking back at Parallel Programming in detail, it is important to establish the 'families' of parallelism; namely 'Flynn's Taxonomy'

# 2.2.1 Forms Of Parallelism, aka, Flynns Taxonomy

Based on the interactions between instructions and data, Flynn<sup>[39]</sup> classified computation systems in terms of how Processing Units (PU)<sup>33</sup> process instructions and data.

<sup>&</sup>lt;sup>31</sup>These principals will be covered in more detail in Section 2.2.3

 $<sup>^{32}</sup>$ Made famous by SETI@Home in 1999

<sup>&</sup>lt;sup>33</sup>Think of cores or threads of execution



Class	Description	Example
SISD	Single Instruction, Single Data Stream	Traditional Serial Processing
SIMD	Single Instruction, Multiple Data Stream	GPGPU <sup>34</sup> /Many-core
MIST	Multiple Instruction, Single Data Stream	(Rare <sup>35</sup> )
MIMD	Multiple Instruction, Multiple Data Stream	Cluster/Grid systems (eg. LHC-
		Grid)

Intuiatively, this breakdown is a matrix of data and instruction parallelism; Taking SISD and SIMD separately (as they are the most familiar and relevant), SISD performs a single operation on a single piece of data. It can only process that one piece of data at a time, and can only execute one instruction at a time<sup>36</sup>. SIMD on the other hand takes that one execution instruction, and can operate on many pieces of data, producing many results in parallel. This behaviour is augmented in MIMD, where data and instructions are processed in parallel; this could be within a single device (Such as the Cell Broadband Engine) or distributed across the globe.

Flynn created a very clear and simple map of parallelism. Unfortunately the real world got in the way and complicated things. Two major 'complications' will be addressed that have muddied the taxonomic water; SISD Instruction Pipelining, and Single Program Multiple Data (SPMD) execution.

#### 2.2.1.1 Pipelining

Computer processors are not monolithic boxes that have data pumped into them and the results instantly come out; within even a basic microprocessor, there are a variety of hardware sections that work in sequence, making data and instructions flow through the device to produce the correct result. This sequence is termed the 'pipeline'.

A Generic pipeline consists of four steps;

- 1. Fetch
- 2. Decode
- 3. Execute

<sup>&</sup>lt;sup>34</sup>Not really anymore, but we're getting to that

<sup>&</sup>lt;sup>35</sup>This architecture is generally only applied where redundancy is critical, and the 'Multiple Instructions' operate on the signel datastream and must agree. One prominent example is the Space Shuttle Flight Control systems

<sup>&</sup>lt;sup>36</sup>Don't worry dear readers, pipelining is coming...






Figure 3: Flynns Taxonomy of Parallel Computing Systems

#### 4. Write-back

Simply put, Fetch grabs the next instruction to be executed from local memory, Decode processes that instruction, prepares the processor's Arithmetic Logic Unit (ALU) for execution, aswell as establishing appropriate data memory channels. During Execute, the calculation is performed, and during Write-back, the result of the calculation is stored back in memory.



For the sake of simplicity it can be assumed that each of these stages takes one clock cycle. These tasks are performed by different areas of the chip. This opened up the possibility of having multiple instruction pipelines 'running' at once;




Figure 4: Example of a 4 Stage Pipeline system

Looking back to Flynn's Taxonomy, it appears at first glance that what was previously a solid SISD processor could be considered MIMD; the data fetched can be different for each pipelined instruction, and those instructions do not have to be the same either. Whether this counts as true parallelism or not is not as important as its performance improvement; where previously one instruction took four clock cycles to execute, with this simple four stage pipeline, four instructions can be processed in 8 clock cycles.<sup>37</sup>

#### 2.2.1.2 Single Program Multiple Data

SISD implementations, at least as were developed in when Flynn stated his Taxonomy, meant that each machine-level instruction was executed in parallel in lock-step. This meant that data-dependent conditional execution simply wasn't possible without suspending the operation of PUs for which that condition was not satisfied. SPMD is a subset of MIMD whereby each PU can continue on at its own execution pace, regardless of the state of other PUs. This is exemplified in the Messate Passing Interface (MPI) model, where by a (usually) identical

 $<sup>^{37}</sup>$ Complications to this system arise if the instructions processed are conditional, but as pipelining is not the focus of this project, refer to  $^{[40]}$  for more information



program is executed by all PUs, and to control collective program flow and distribution of data, messages are send and recieved asynchronously between PUs. These PUs could be processor cores within a single machine, or indeed on the same, multi-threading, core, or they could be on machines on opposite sides of the globe. To add more confusion, in the strictest sense, GPU execution (at least under CUDA) is another different form of parallelism; Single Instruction Multiple Thread (SIMT), which can be though of as a blend of SPMD and SIMD, whereby execution is done is collections of threads simultaneously, and within these collections, instructions are carried out in lock-step as in SIMD, but these collections can be swapped in and out from execution for a variety of reasons, and re organised based on run-time decisions and resource requirements. The subtlties of this will be discussed in Section 2.2.4.

## 2.2.2 Principles of Parallel Programming

The concept of splitting a problem set up for separate execution is intuiatively simple but in practise very difficult, and has been the major stumbling block in terms of widespread adoption of the parallel programming paradigm. But the potential performance gains afforded from even rudimentary parallelism can be astounding when applied to real world problems.

Examples of problems that are inherently parallel can be found all over the natural and mathematical world; Climate can be modeled as athmospheric cells that respond to changes in their surroundings, as can Computational Fluid Dynamics (CFD) and particle physics; Image processing, such as real time video compression can enjoy massive gains as sectors of a video stream can be isolated and processed separately; Linear Algebra, and anywhere where linear algebra is applied<sup>38</sup> is extremely parallelisable in higher-order matrices.

#### 2.2.2.1 Gustafson and Amdahl's laws

Performance improvements from parallelism are not perfect however, as any problem will still retain some operations that are inherently serial.

This limitation has been codified by Gene Amdahl in the law that takes his name<sup>[41]</sup>, which states that this serial portino of the problem, however small, will limit the overall speed-up provided from parallising the problem. This is stated mathematically in (2.31), where  $\alpha$  represents the fraction of the program that cannot be parallelised, and graphically in Figure 5. It is colloquially phrased as:

<sup>&</sup>lt;sup>38</sup>It's everywhere



When a task cannot be partitioned because of sequential constraints, the application of more effort has no effect on the schedule; The bearing of a child takes nine months, no matter how many woman are assigned

$$S = \frac{1}{\alpha} \tag{2.31}$$




Figure 5: Graph demonstrating the maximum speedup attained with a variety of parallelisable program ratios under Amdahl's Law

Amdahl's Law assumes that the execution time of the non-parallelisable section of the problem is independant of the number of processors available to the system, and that the problem size is fixed. Gustafson's Law<sup>[42]</sup> at least partially contradicts Amdahl's Law, by stating that for problems with large datasets, parallelisation is still a worthwhile pursuit, regardless of the sequential portion; effectively implying that while parallelism can't make such problems 'faster', the size of their tractable problem sets can be increased if the serial section does not 'slow down' with the problem set size increasing. This is stated mathematically in (2.32), where P is the number of processing units available, and graphically in Figure  $\ref{eq:processing}$ ??

$$S(P) = P - \alpha(P - 1) \tag{2.32}$$

The both of these Laws are purely theoretical, and do not include aspects of computation






Figure 6: Graph demonstrating the maximum speedup attained with a variety of parallelisable program ratios under Gustafson's Law

such as communication time between PUs, Memory constraints leading to cache contention<sup>39</sup> or simple processing over-heads involved in running multiple PUs. As such, these Laws can only act as an upper limit to the possible performance of Parallel systems.

## 2.2.3 General Purpose computing on Graphics Processing Units

Graphics Processing Units were specialised co-processors designed for real-time image processing and generation, with a focus on the fast growing video game industry. The general architecture of GPU's was designed to perform massive numbers of floating point calculations on each video frame, simulating lighting, texturing, and collision detection events for display devices. This led to quite unique design practices in terms of memory management and execution structures. To put this in perspective, main memory access bandwidth from a High End CPU currently stands at approximately  $50 \text{GB/s}^{[38]}$ , a third of the bandwidth of a similar-generation GPU<sup>[43]</sup>. The idea being that graphics textures are being read many many times over by the collection of PUs, and so needs to be fast.

Around the late 1990's, as this type of hardware became very common on even private desktop

<sup>&</sup>lt;sup>39</sup>Whereby working data is partitioned across PUs, and in order to maintain the intregity of these caches with respect to the global data state, additional processing is required



machines, the scientific computing community began to use these devices for accelerating highly complex simulations and problems. Up until 2007, in order to accomplish this, the scientific computing problem would have to be 'rephrased' into a graphical problem, utilising a graphics API<sup>40</sup> such as DirectX or OpenGL. This meant that problems such as matrix multiplication had to be rephrased as overlays of transparent textures, as a contrived example. Taking larger more abstract computational problems and decomposing them into graphical operations was far from simple, and was a major block for many institutions with a desire to use these highly parallel devices.

In 2007, NVIDIA released a new reference architecture for its high-end graphics cards, specifically aimed at the scientific and application-acceleration communities; the Compute Unified Device Architechure (CUDA)<sup>[44]</sup>. CUDA was not just a new C/C++/FORTRAN API, exposing low-level execution and memory control to scientific computing, but was a complete re-write of all intermediate software layers, and included the addition of specific interface hardware, along side the standard graphics interface, dedicated for CUDA computing <sup>[45]</sup>, see Figure ??. In 2007, one GPU chipset supported CUDA; the G80. In 2008, The Tokyo Institute of Technology's TSUBAME supercomputer became the first GPU accelerated machine in the Top500 World Supercomputer rankings<sup>41</sup>.By 2011, over 20 different chipsets encompassing over 40 individual manufacturer cards and hundreds of after-market cards, constituting over 100 million CUDA-enabled cards<sup>[47]</sup> sold across the globe.

In 2008, Apple Inc, in collaboration with NVidia, Intel, IBM and AMD released a C/C++ based framework for mixed CPU/GPU/Manycore/FPGA hetrogenous computing called OpenCL (Open Computing Language). OpenCL contains much more programming abstraction away from the hardware compared to pure-CUDA, and as such cannot be as highly optimised. Even still, NVidia rolled out agnostic device interfaces to OpenCL. The 'final' CUDA architecture is shown in Figure ??

## 2.2.4 CUDA Execution architecture

A CUDA execution consists of both host (CPU) and device (GPU) phases. The device phases, called kernels, are written in  $C/C++^{42}$ . Since these kernels reside only on the device, access to main host memory is impossible, and data sets to be worked on, as well as areas of memory

<sup>&</sup>lt;sup>40</sup>Application Programming Interface: DirectX and OpenGL allowed game developers to have a hardware-agnostic interface to leverage GPUs and other hardware

<sup>&</sup>lt;sup>41</sup>TSUBAME made it to 29th in the world rankings, with the addition of 170 Tesla S1070 systems [46]

 $<sup>^{42}</sup>$ As we'll see, wrappers for other languages exist, but there is always an intermediate C/C++ stage






Figure 7: Diagram showing levels of abstraction between Hardware and various API's

to store results, must be setup by the host on the device before invocation. The amount of parallelism used by the kernel is decided at kernel invocation, but the kernels themselves must be written with this level of parallelism in mind; there are no magic tricks in CUDA. To understand this, the low level architecture of the GPU must be investigated.

Starting from the top down, a host machine can have multiple GPU devices, which can all be individually addressed for asynchronous execution in parallel. Below this level, and as shown in Figure ??, there are logical 'Grids', which contain logical 'Blocks' of threads. These Grids and Blocks are the fundamental form of execution parallelism. As shown in Figure ??, Grids can be thought of as two dimensional arrays of Blocks, and Blocks are thought of as three dimensional arrays of Threads. It is these threads that actually execute any particular workload.

As stated, the level of parallelism is defined at the kernel invocation stage and (until very recently  $^{43}$ ) only one kernel can run on a single device at a time. Following the SIMD model, parallelism is attained by per-thread self-indexing. In the case of CUDA, each thread could generate a unique 1D execution index using a combination of runtime variables that are programatically exposed through the CUDA Driver API, as shown in Figure 10. In this particular example, it assumed that both Grid and Block dimensions are 1D. This is useful in this case for scalar multiplication of linear arrays, and could process input data containing  $2^{16} \times 2^{10} = 2^{27}$ , or over 67 million values  $^{44}$ . CUDA introduces several additional keywords to

<sup>&</sup>lt;sup>43</sup>The latest Fermi devices support multiple parallel kernel invocations, under which SMs are assigned different kernels based on a propriatory load-balancing algorithm

<sup>&</sup>lt;sup>44</sup>For the latest generation of Tesla GPUs






Figure 8: Diagram showing levels of execution between host and CUDA device operations

```
//Setup dimensions of grids and blocks
dim3 blocksPerGrid(1,1,1);
dim3 threadsPerBlock(1,1,1);

//Invoke Kernel
kernelfunction<<<bbox>>>(*functionarguments);
```

Figure 9: Example CUDA host code segment, showing kernel invocation

the C language, in this case "\_\_global\_\_", which indicates that the function is executed on the device, but can be called from the host. A summary of these function declaration keywords is shown in Table 2.2



```
__global__ void multArray(float *array, float multiplier) {
    int 1Dindex = blockIdx.x*blockDim.x+threadIdx.x;
    array[1Dindex] = array[1Dindex] *multiplier;
}
```

Figure 10: Example CUDA kernel, showing 1D index identification

Function Declaration	Executed by	Callable From
device void someKernel	device	device
global void someKernel	device	host
host void someKernel	host	host

Table 2.1: Table of CUDA Function Declaration Keywords and their use

For more parallelism, and more context relevence, consider scalar multiplication of large matrices. The previously stated indexing scheme could be used sequentially, i.e taking each row of the matrix in turn and farming the computation of that row to the GPU, but as stated, CUDA allows (actually encourages) multi-dimensional indexing, so each thread execution could be tasked with modifying multiplying one matrix element by 2D addressing, as shown in Figure ??. This form of parallelism theoretically allows for up to  $2^{16} * 2^{16} * 2^{10} * 2^{10} = 2^{52}$  or about 4.5 quadrillion threads, (i.e operating on a square matrix of side  $2^{27}$ )<sup>45</sup>.

```
__global__ void multMatrix(float *matrix, float multiplier){
    int x_index = blockIdx.x*blockDim.x+threadIdx.x*;
    int y_index = blockIdx.x*blockDim.x+threadIdx.x*;
    matrix[x_index][y_index]=matrix[x_index][y_index]*multiplier;
}
```

Figure 11: Example CUDA kernel, showing 2D index identification

Moving into the practical realm, once a kernel is launched, the CUDA runtime system generated the corresponding logical grid of threads. These threads are assigned to execution resources such as shared memories and thread registers<sup>46</sup> on a block-by-block basis<sup>47</sup>. These resources are organised into streaming multiprocessors (SMs), the number of which vary depending on the particular hardware, but usually around 15 are active. These SMs can each be

<sup>&</sup>lt;sup>45</sup>Due to Memory and Hardware considerations, this is a rediculous concept

<sup>&</sup>lt;sup>46</sup>These will be covered in detail in Section ??

<sup>&</sup>lt;sup>47</sup>For the sake of simplicity, the following section discusses the hardware capabilities of the latest generation of Fermi cards, specifically the Tesla C2050 Workstation card



assigned up to 32 threadblocks, each of which is executed on a separate Streaming Processor (SP) core. These cores can handle up to 48 threads in parallel. In the case of the Tesla C2050, this means that over 20,000 threads can be simultaneously executed.

Note that this does not limit the grid and block dimensions; groups of threads, termed warps, are swapped in and out of the SMs regularly, making execution tolerant of long-latency operations such as global memory access. This warping of threads is also an important concept for thread-divergance; when runtime-depenant conditional statments in kernel execution have different branching behaviours in threads that are in the same 'warp', the warp is actually executed twice; once for the major condition, and once for the minor condition. Between these two executions, the results obtained from the 'minor' path are discarded and during the minor execution, the results from the major path are also discarded. It is for this reason that conditional behaviour should be avoided in a GPU environment.

As mentioned, resource allocation is partially decided upon the memory requirements of a particular kernel. These and other memory related concepts are covered in the following section.

## 2.2.5 CUDA Memory architecture

Utilising the levels of parallelism demonstrated previously, one would expect massive performance improvements to be a given. This is not the case, and 'lazily parallelised' applications generally achieve only a small fraction of the potential speed of the underlying hardware, and most of the time, the limiting factor is memory latency. To understand why this is the case, it is important to investigate the CUDA memory architecture.

CUDA devices have three major levels of memory; Thread local, Block Shared, or Grid Global. This architecture is displayed diagramatically in Figure ??, and summarised in Table ??.

Memory	Scope	Lifetime	R/W	Usage	Speed
Register	Thread	Kernel	R/W	Automatic variables other than ar-	Very Fast
				rays	
Local	Thread	Kernel	R/W	Automatic Array Variables	Very Fast
Shared	Block	Kernel	R/W	shared	Fast
Global	Grid	Application	R/W	Default	Very Slow
Constant	Grid	Application	R	constant	Slow

Table 2.2: Table of CUDA Memories and some characteristics






Figure 12: Diagram showing CUDA memory access architecture

In order to get data to and from the device, Global, Constant and Texture memory is read-write accessible from the host; any other memory allocation is done on a per-thread basis.

Texture memory is a particular area of constantly declared memory that is logically represented as a 2D array, and is augmented with a distributed cache of 2D localised values from last access and as such is significantly faster than Global memory. This behaviour is particularly useful for applications such as linear algebra and CFD.

In<sup>[45]</sup>, a variety of matrix multiplication kernels are shown with a variety of optimisations. A Naive implementation is shown, as in Figure 15 that performs at (only) 17.2 GFLOPS<sup>48</sup>. With a few modifications, a similar kernel (Figure ??) can perform at 47.5 GFLOPS; nearly 280% faster. The major modification is the use of what is called 'shared' memory, i.e memory that is common to a threadblock.

In Figure 15; matrix pointers A,B,C point to the two input and one output matrix respectively, where global memory has been allocated and moved onto the device by the host application, and the kernel is invoked with the width of the matrix to stay in memory bounds. Each block of threads will calculate a section of the output matrix, as shown in Figure  $\ref{eq:continuous}$ ?

In this example, every access to A, B, or C (lines 15 and 20) is from/to Global memory. This access is orders of magnitude slower than the access to thread-local variables such as the A

<sup>&</sup>lt;sup>48</sup>Giga-Floating Point Operations per Second



```
__global__ void matmulNaive(float *A, float *B, float *C, int WIDTH){
1
           Tx = threadIdx.x; Ty = threadIdx.y;
2
3
           Bx = blockIdx.x; By = blockIdx.y;
           X = Bx * blockDim.x + Tx;
5
           Y = By * blockDim.y + Ty;
6
7
8
           idxA = Y * WIDTH;
9
           idxB = X;
           idxC = Y * WIDTH + X;
10
11
12
           Csub = 0.0;
           for (i=0; I < WIDTH; i++) {</pre>
14
             Csub += A[idxA] * B[idxB];
15
             idxA += 1;
16
              idxB += WIDTH;
17
18
19
20
           C[idxC] = Csub;
21
         }
```

Figure 13: Example CUDA kernel, showing Naive parallel matrix multiplication with Global memory access




Figure 14: Naive matrix calculation with memory access by a single block highlighted

and B indexes. One improvement that can be made initially is to use block-shared memory. This is demonstrated in Figure ??. In this case, each thread retrives one element from each input array, and stores it in block-shared memory, i.e the threads collaboratively copy the data required for whole-block execution. Note the \_\_syncthreads() in lines ¡SOMETHING¿; this



CUDA call instructs each thread in the block to wait for all other threads in the block to come to the same execution point before continuing. In this case this is to ensure that all of the relevant elements have been copied by all of the block-warps before trying to do any actual calculations. The operation is similar to previous, as shown in Figure ??, except that the outer while loop makes each thread 'step' across the input matrices. This has the effect of greately reducing the number of Global memory accesses, and has the added benefit of increasing what is called coalesced memory access.

```
1
2
             _shared__ float As[blockDim.x][blockDim.y];
3
            __shared__ float Bs[blockDim.y][blockDim.x];
           Csub = 0.0;
           Tx = threadIdx.x; Ty = threadIdx.y;
5
           Bx = blockIdx.x; By = blockIdx.y;
6
7
8
           X = Bx * blockDim.x + Tx;
           Y = By * blockDim.y + Ty;
10
           idxA = Y * WIDTH;
11
           idxB = X;
12
           idxC = Y * WIDTH + X;
13
14
           while (idxA<WIDTH) { // iterate across tiles</pre>
15
16
             As[Ty][Tx] = A[idxA];
17
             Bs[Ty][Tx] = B[idxB];
             idxA += blockDim.x; idxB += blockDim.y * WIDTH;
               syncthreads():
19
             for (i=0; i < 16; i++) {</pre>
20
21
               Csub += As[Ty][i] * Bs[i][Tx];
22
                __syncthreads();
23
24
           }
           C[idxC] = Csub
25
```

Figure 15: Example CUDA kernel, showing Naive parallel matrix multiplication with Shared memory access

Coalesced memory accesses are simply batching of memory reads and writes, where all (or most) threads in a warp access a linearily contigous data space, i.e the  $k^{th}$  thread in a given warp accesses the  $k^{th}$  element of an array. This way, the SP can perform these reads or writes as one instruction, instead of each individual thread accessing individually. In this case, matrix A accesses are largely coalesced, as each thread is grabbing its own element within a row of A, but B accesses are uncoalesced. One solution, that will not be investigated here, is performing an a priori transpose on B and then performing the more complex multiplication; this operation would only be useful for fairly large Matrices.



Looking beyond shared memory and memory coalescing schemes schemes, CUDA exposes many memory access interfaces for handling different arrangements of data, and for more detailed information refer to  $^{[48]}$ .

## References

- [1] C.E. Shannon. Mathematical theory of communication. <u>Bell System Technical Journal</u>, 27(3-4):379–423, 1948.
- [2] Peter J. Silverman Thomas Starr, John M. Cioffi. DSL Advances. Prentice Hall, 2003.
- [3] J. A. C. Bingham. Multicarrier modulation for data transmission: an idea whose time has come. IEEE Communications Magazine, 28(5):5–14, May 1990.
- [4] J. M. Cioffi. A multicarrier primer. ANSI T1E1, 1991.
- [5] Burton R. Saltzberg. Wiley Encyclopedia of Telecommunications, chapter Carrierless Amplitude Phase Modulation. John Wiley & Sons, Inc, 2003.
- [6] J. Verlinden R. Cendrillon, M. Moonen. Optimal multiuser spectrum management for digital subscriber lines. IEEE International Conference on Communications, 1:1–5, 2004.
- [7] Peter J. Silverman Thomas Starr, John M. Cioffi. <u>Understanding Digital Subscriber Line</u> Technology. Prentice Hall, 1999.
- [8] Alastair McKinley. Novel Bit-Loading Algorithms For Spectrum Balancing In Digital Subscriber Lines. PhD thesis, Queen's University Belfast, September 2009.
- [9] ANSI. Spectrum management for loop transmission systems. ANSI, t1.417-2003 edition, September 2003.
- [10] Conexant Systems Alcatel-Lucent, Adtran Inc. Revised 100 pair channel model with asymmetry. In ANSI Contribution NIPP-NAI-2007-183, November 2007.
- [11] Sumanth Jagannathan. <u>Interference and outage optimization in multi-user multi-carrier</u> communication systems. PhD thesis, Stanford University, 2008.
- [12] K.J. Kerpez. Near-end crosstalk is almost gaussian. <u>IEEE Transactions on Communications</u>, 41(5):670–672, May 1993.



- [13] G. Ungerboeck. Channel coding with multilevel/phase signals. <u>IEEE Transactions on Information Theory</u>, IT-28:55–67, 1982.
- [14] I. S. Reed and G. Solomon. Polynomial Codes over Certain Finite Fields. <u>Journal of the</u> Society for Industrial and Applied Mathematics, 8:300–304, January 1959.
- [15] R. Nilsson F. Sjoberg, M. Isaksson and jesson. Zipper: a duplex method for vdsl based on dmt. IEEE Transactions on Communications,, 54(8):1245–1252, August 1999.
- [16] M.N.O. C.M. Akujuobi, J. Shen Sadiku. A new parallel greedy bit-loading algorithm with fairness for multiple users in a dmt system. <u>IEEE Transactions on Communications</u>, 54 (8):1374–1380, August 2006.
- [17] Seong Taek Chung. Implementation and Applications of DSL Technology, chapter Dynamic Spectrum Management. Auerback Publications, 2007.
- [18] V. Pourahmad J. Cioffi, M. Brady. Vectored DSLs with DSM: The road to Ubiquitous Gigabit DSLs, 2006.
- [19] J.M. Cioffi G. Ginis. Vectored-DMT: A FEXT cancelling DSL System. Globecom 2000, 2000.
- [20] J.S. Papandriopoulos, J.; Evans. Low-Complexity Distributed Algorithms for Spectrum Balancing in Multi-User DSL Networks. <u>IEEE International Conference on Communications</u>, 2006. ICC '06., pages 3270–3275, June 2006.
- [21] Georg Taubock and Werner Henkel. MIMO Systems in the Subscriber-Line Network. In 5th International OFDM-Workshop 2000, 2000.
- [22] Wei Yu and J.M. Cioffi. Competitive equilibrium in the Gaussian interference channel. IEEE International Symposium on Information Theory, 2000. Proceedings., 2000.
- [23] J.M. Cioffi Wei Yu, G. Ginis. An adaptive multiuser power control algorithm for VDSL. IEEE Global Telecommunications Conference, 2001. GLOBECOM '01., 2001.
- [24] Jungwon Lee Seong Taek Chung, Seung Jean Kim. A game-theoretic approach to power allocation in frequency-selective gaussian interference channels. <u>IEEE International</u> Symposium on Information Theory, 2003. Proceedings., June 2003.
- [25] H.Levin. A Complete and Optimal Data Allocation Method for Practical DMT systems. IEE JSAC, April 2001.



- [26] Wei Yu and R. Lui. Dual methods for nonconvex spectrum optimization of multicarrier systems. Communications, IEEE Transactions on,, June 2006.
- [27] M. Moonen P. Tsiaflakis, J. Vangorp. A low complex- ity branch and bound approach to optimal spectrum balancing for digital subscriber lines. <u>In GLOBECOM IEEE Global</u> Telecommunications Conference,, November 2006.
- [28] M. Cendrillon, R. Moonen. Iterative spectrum balancing for digital subscriber lines. <u>IEEE</u> International Conference on Communications, 2005. ICC 2005., 3:1937–1941, May 2005.
- [29] J.M. Cioffi. J. Lee, R.V. Sonalkar. A multi-user power control algorithm for digital subscriber lines. IEEE Communications Letters,, 9(3):193–195, April 2005.
- [30] G D Cioffi, J M; Forney. Generalized decision-feedback equalization for packet transmission with ISI and Gaussian noise, chapter 4, pages 67–79. Kluwer Academic Publishers, 1997.
- [31] A.M. Turing. On Computable Numbers, with an Application to the Entscheidungsproblem. Proceedings of the London Mathematical Society, 1936.
- [32] J Von Neumann. First Draft of a Report on the EDVAC. Reporting to United States Army Ordnance Department, June 1945.
- [33] David L. McCubbrey Robert M. Lougheed. The cytocomputer: A practical pipelined image processor. In <u>ISCA '80 Proceedings of the 7th annual symposium on Computer</u> Architecture, 1980.
- [34] Faye A. Briggs Kai Hwant. <u>Computer Architecture and Parallel Processing</u>. McGraw-Hill Book Company, 1984.
- [35] Gordon E. Moore. Cramming more components onto integrated circuit. <u>Electronics</u> Magazine, 1965.
- [36] R.K. Zhirnov, V.V.; Cavin. Limits to Binary Logic Switch Scaling–A Gedanken Model. Proceedings of the IEEE, November 2003.
- [37] JM Rabaey. Scaling the Power Wall: Revisiting the Low-Power Design Rules. http://www.utdallas.edu/vojin/classes/EE-7V82/Lectures/Rabey-PowerWall.pdf, November 2007.
- [38] Various. Intel Core i7: Sandy Bridge overview. http://en.wikipedia.org/wiki/Sandy\_Bridge, April 2011.



- [39] M Flynn. Some Computer Organizations and Their Effectiveness. <u>IEEE Transactions on</u> Computers, September 1972.
- [40] Y. N. Yeh, T.-Y.; Patt. Two-Level Adaptive Training Branch Prediction. In <u>Proceedings</u> of the 24th annual international symposium on Microarchitecture, 1991.
- [41] G Amdahl. The validity of the single processor approach to achieving large-scale computing capabilities. In <u>Proceedings of AFIPS Spring Joint Computer Conference</u>, April 1967.
- [42] John L. Gustafson. Reevaluating Amdahl's Law. <u>Communications of the ACM</u>, 31(5): 532–533, 1988.
- [43] Nvidia Corporation. Tesla C2050/2070 Product Brief. http://www.nvidia.com/docs/IO/43395/NV\_DS\_Tesla\_C2050\_C2070\_jul10\_lores.pdf, 2010.
- [44] NVidia Corporation. Compute Unified Device Architecture Programming Guide. http://developer.download.nvidia.com/compute/cuda/1\_0/NVIDIA\_CUDA\_Programming\_Guide\_1.0.pd 2007.
- [45] Wen-mei W. Hwu David B. Kirk. <u>Programming Massively Parallel Processors: A</u> Hands-on Approach. Morgan Kaufmann Publishers, 2010.
- [46] A Humber. Tokyo Tech Builds First Tesla GPU Based Heterogeneous Cluster To Reach Top 500. http://www.nvidia.com/object/io\_1226945999108.html, November 2008.
- [47] iVEC. High Performance GPU Computing with NVIDIA, CUDA, and Fermi. http://www.ivec.org/events/2011-01/high-performance-gpu-computing-nvidia-cuda-and-fermi, August 2010.
- [48] NVidia Corporation. CUDA C Programming Guide. http://developer.download.nvidia.com/compute/cuda/4\_0\_rc2/toolkit/docs/CUDA\_C\_Programming\_GApril 2011.