


## CSE 2312: Computer Organization & Assembly Language Programming Spring 2018

## Homework #3

Student Name:	 	 	 
Student ID:			

Directions: Answer the questions on the following pages. Show all applicable steps for any problems requiring the use of formulas or calculations. Submit your completed assignment electronically as a single PDF document with this completed coversheet as the first page and your name written at the top of all additional pages. You may also submit the document in person before the deadline, in which case this coversheet must be completed and stapled to your solution pages.



1. Consider the single stage CPU represented in the diagram. Complete the control line table below for the given instructions by entering 0, 1, or x for "don't care".

Instruction #1: sltu \$t0,\$t1,\$t2

Instruction #2: 1010110001100010000000000010100

Instruction #3: sh \$t0,\$t1,100 Instruction #4: beq \$t0,\$t1,L1

Instruction #5: 0x0B090001

	RegDst	Branch	MemRead	MemtoReg	MemWrite	ALUSrc	RegWrite
#1							
#2							
#3							
#4							
#5							

- 2. For each instruction in part 1, what would be the values of the *ALUop* and *ALU control input* lines? Be sure to include only the proper number of bits for each.
- 3. Suppose the logic blocks in a processor have the following latencies...

Instruction fetch	Register read	ALU operation	Data access	Register write
350ps	150ps	200ps	450ps	200ps

- a) In a single cycle, non-pipelined processor, what is the minimum time between instructions for an application executing only R-type instructions?
- b) In a single cycle, non-pipelined processor, what is the minimum time between instructions for an application executing R, I, and J-type instructions?
- c) If the logic blocks above are each implemented as individual pipeline stages, what would be the minimum time between instructions for this pipelined CPU if hazards are ignored?
- 4. Consider the following sequence of instructions executed on the basic 5 stage pipeline...

- a) Assuming our processor has no forwarding or hazard detection, insert a minimal amount of pipeline stalls to ensure correct execution (you may stall the pipeline with the instruction add \$zero, \$zero, \$zero).
- b) Assuming our processor has no forwarding or hazard detection, rearrange the instructions and add stalls only if necessary to ensure proper execution. The values contained in the registers after executing your modified code should be equivalent to the unmodified execution.
- 5. Consider the following simple program executed on a pipelined MIPS CPU

- a) How many cycles will be required for the program to fully execute on a 5 stage pipeline with forwarding and perfect branch prediction?
- b) How many cycles will be required for the program to fully execute on a 5 stage pipeline that has no forwarding or branch prediction, but automatically inserts a minimal number of stalls?

is a	
	sltu \$t0,8t1, \$t2 [0]\$t1]\$t2 \$t0]0 0x26   Rt.
	SW \$10, 20 (SVI) 206 \$10 \$10 80 II + 400
	Sh \$ to, 9th, 100 I type with address Basically astore
	bea B-thee
	stieu I-tuen
and	Reg Ost Branch Mem Read Mend Reg Mentrite HUser Regimente
O Ch lon	1100000001
1 per	2 X 0 0 X 1 1 0
applex	3 × 0 0 × 1 1 0
nox	4. X 1 0 X 0 0 0
	500000011
2.	ALU control
	10 0111 5 ots
	2 0010 sot
	3 00 0010 Spt1
	4 01 010 50 6
	5 10 0 pts
32)	350+150+200 = 900ps 7pt
	IF IO EX WB
b)	900+450 = 1350 ps 7ptr
	AMEM
()	Slowest stage = 450ps & pts

/ /	CCI ((2   3   4   5   6   7   8   9   10   11   12
4	10000 JEJ, 200 JET 10 EX MEN WB
	or \$t5, \$t3, \$4 NOP NOP IF ID EX MEN WB
	and \$16,917,14 IF TO FX MEN WO
	addit7, std, stl   IF IO FX MEN WB
	2 NOPS (assuming WBand ID contectore
	at once ]
	add \$t3, \$t2, \$t1
10	add \$zero, \$zero, \$zero 33 Nose can be used if the
Cots	add \$ zer, \$zer, \$zero) assume wband ID can not be
V	wir \$ ts, 9t3, stq done together.
The second secon	and \$t6, \$t7, \$t4 Correct answers must have 2003
	odd It7, 1t2, It1 NOPS
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
,	b) More \$t3 as for away from ossignment as possible.
	Can move to the end because \$15 isnt used
	[0] [0] 3   4   5   6   7   2   0
Va	add \$t3, \$td, \$t1 IF ID Ex MEN WB
106,	and \$16, \$11, \$16 IO EX MEN Wg
	addst7, 1-td; 9tf- IF IO EX MEMUS
and the same of th	00 \$ t5, \$ t), \$ t4   IF IO EX MEN WB
	coase for props, see port a explanation

Sa) each loop takes 7 cycles before next IF of next loop alles 3 (4/5/6/7) lw 8 LW IF ID EX MEN WB IDTEX MEM WB and NOP IF and IF IDFEX MEM WB IO FX MEM WB IF IF ID PEX MEN WB bne IF IDEX MEM WB V-forwarding loop goes 3 times 10-2Pit1 First instruction loddi \$50,3200,31 alds I to pipeline Last instruction alds 5 cycles, full pipeline process (d) + (12-117+ (18-113) + (19+11/19+1(20-1124) addit 100p1 + 100p2 + 100p3 + addistal t 6 + 6 + 6 + 5 = d 4 cycles lo pt D/ Must add stalls for all Mazards oddi \$50, \$ zero, 3 1= blata hazard = 1stall
2 = clata hazard = d stalls In \$to, 0(151) add \$t1, (to), 1t2 I hazord 3 = data hazord - 2/talls ald \$t3, (4t), \$t4 2 hazord 4 = branch hazord = 25talls and i 550, 150, -1 Chronch signal available bre (59) \$200, 1000 Blozord after EX)
aldi \$51, 1200, \$200 4 hozord 1+2+2+2=7 extra Cacles 1+(6+7)+(6+7)+(6+7)+5= 45 excled 10pts Stalso ok. Sec # \$