

CSE 2312: Computer Organization & Assembly Language Programming Fall 2017

Homework #1

Student Name:		
Student ID:		

Directions: Answer the questions on the following pages. Show all applicable steps for any problems requiring the use of formulas or calculations. Submit your completed assignment electronically as a single PDF document with this completed coversheet as the first page and your name written at the top of all additional pages. You may also submit the document in person before the deadline, in which case this coversheet must be completed and stapled to your solution pages.

- 1. Consider three processors (P1, P2, P3), each with the same instruction set. P1 has a 2.0 GHz clock rate and a CPI of 1.5. P2 has a 2.5 GHz clock rate and a CPI of 2.0. P3 has a 4.0 GHz clock rate and a CPI of 2.5.
 - a) Compute the instructions per second for each processor.
 - b) For each processor executing a different program in 10 seconds, compute the number of cycles and the number of instructions that were performed.
 - c) For each processor executing the programs in part b, the CPI is increased by 20%. We now wish to reduce the execution time by 30%. What should the new clock rate be for each processor?
- 2. Consider two processors (P1 and P2) with different implementations of the same ISA. In this ISA, we can classify each instruction into one of 4 classes (A, B, C, D) according to their CPI (in other words, some instructions require more cycles than others). P1 has a clock rate of 2.0 GHz and CPIs of (A=1, B=3, C=3, D=2), while P2 has a clock rate of 3.5 GHz and CPIs of (A=2, B=3, C=3, D=2).

Now consider a program consisting of 1,000,000 instructions with the following distribution (A=10%, B=30%, C=40%, D=20%)

- a) What is the global CPI for each implementation?
- b) How many clock cycles are required to fully execute the program on P1 and P2?
- c) How long, in seconds, does it take each processor to fully execute the program?
- 3. Consider 2 processors (P1 and P2). P1 has a clock rate of 3.0 GHz, a voltage of 1.25 V, and a dynamic power expenditure of 80 Watts. P2 has a clock rate 4.0 GHz, a voltage of 1.0 V, and a dynamic power expenditure of 85 Watts.
 - a) What is the capacitive load for each processor?
 - b) Suppose we are able to lower the capacitive load of both processors by 20%, while also decreasing the voltage by 15%. What is the affect on dynamic power for each processor?
- 4. Assume a 25 cm diameter wafer has a cost of \$550, contains 80 dies, and has 0.04 defects/cm².
 - a) Compute the yield for this wafer.
 - b) Compute the cost per die for this wafer.
 - c) If the number of dies per wafer is increased by 10% and the defects per area unit increases by 15%, find the die area and yield.

5. Consider a processor executing a program consisting of 3 different instructions classes (A, B, C), each with the same CPI, and with distributions A=40%, B=40%, C=20%. As currently implemented, the program executes in 500 milliseconds. How long would it take for the program to fully execute if we modify the processor such that the speed of class B instructions is doubled (i.e., class B instructions take half as long after the improvement)? In this scenario, how much faster is the improved processor relative to the original?