5b) The 5-stage pipeline execution without forwarding:

1	1													
	Instruction	1	2	3	4	5	6	71	8	9	10	11	12	13
	addi \$50, \$zero, 3	F	D	X	M	W	-		0			- /		
	LOOP: Lw \$t0, 0(\$51)		F	D	X	M	W							
	add \$t1, \$t0, \$t2			F	D	X	M	W						
	add \$t3, \$61, \$64				F	0	X	M	w					-
	addi \$ 50, \$50, -1					F	D	X	M	W				
	bre \$50, \$ zero, LOOP						F	D	-		X	m	w	-
	addi \$51, \$zero, \$zero	1			1				F	P	1×	D	M	1/1
		1				1	1		1	1		1		

The number of clock cycles required is 13.

# 1)	RegDst	Branch	Memkead	mentopos	Managaria	Ame	^
#1	1	0	1	1	1 white	PLUSTE	Regwik
# 2	0	0	•		0	10	1
4.0	~	0	X		0	00	1
# 3	^	0	ð	X	1	00	0
#4	X	(0	×	•		
#5	0	0		0	0	01	0
				U	0	00	

2) Implementing one stage pipeline via pipelining.