


CSE 2312: Computer Organization & Assembly Language Programming Spring 2018

Homework #3

Student Name:	 	 	
Student ID:			

Directions: Answer the questions on the following pages. Show all applicable steps for any problems requiring the use of formulas or calculations. Submit your completed assignment electronically as a single PDF document with this completed coversheet as the first page and your name written at the top of all additional pages. You may also submit the document in person before the deadline, in which case this coversheet must be completed and stapled to your solution pages.



1. Consider the single stage CPU represented in the diagram. Complete the control line table below for the given instructions by entering 0, 1, or x for "don't care".

Instruction #1: sltu \$t0,\$t1,\$t2

Instruction #2: 1010110001100010000000000010100

Instruction #3: sh \$t0,\$t1,100 Instruction #4: beq \$t0,\$t1,L1

Instruction #5: 0x0B090001

	RegDst	Branch	MemRead	MemtoReg	MemWrite	ALUSrc	RegWrite
#1							
#2							
#3							
#4							
#5							

- 2. For each instruction in part 1, what would be the values of the *ALUop* and *ALU control input* lines? Be sure to include only the proper number of bits for each.
- 3. Suppose the logic blocks in a processor have the following latencies...

Instruction fetch	Register read	ALU operation	Data access	Register write
350ps	150ps	200ps	450ps	200ps

- a) In a single cycle, non-pipelined processor, what is the minimum time between instructions for an application executing only R-type instructions?
- b) In a single cycle, non-pipelined processor, what is the minimum time between instructions for an application executing R, I, and J-type instructions?
- c) If the logic blocks above are each implemented as individual pipeline stages, what would be the minimum time between instructions for this pipelined CPU if hazards are ignored?
- 4. Consider the following sequence of instructions executed on the basic 5 stage pipeline...

- a) Assuming our processor has no forwarding or hazard detection, insert a minimal amount of pipeline stalls to ensure correct execution (you may stall the pipeline with the instruction add \$zero, \$zero, \$zero).
- b) Assuming our processor has no forwarding or hazard detection, rearrange the instructions and add stalls only if necessary to ensure proper execution. The values contained in the registers after executing your modified code should be equivalent to the unmodified execution.
- 5. Consider the following simple program executed on a pipelined MIPS CPU

- a) How many cycles will be required for the program to fully execute on a 5 stage pipeline with forwarding and perfect branch prediction?
- b) How many cycles will be required for the program to fully execute on a 5 stage pipeline that has no forwarding or branch prediction, but automatically inserts a minimal number of stalls?