#### float add.v

```
module float add (
                                       adder step3 (
  input [7:0] aIn,
                                         .A(aMan),
 input [7:0] bIn,
                                          .B (bManShift),
 output reg [7:0] result
                                         .S(adderSum),
);
                                          .Cout (adderCout)
                                       );
wire [7:0] big aOut, big bOut;
                                       wire [2:0] distance2;
big number first step1 (
                                       assign distance2 = {2'b00,
  .aIn(aIn),
                                       adderCout};
  .bIn(bIn),
  .aOut(big_aOut),
                                       wire [2:0] resultExp;
  .bOut(big bOut)
                                       wire [4:0] resultMan;
);
                                       assign resultExp = bExpShift +
wire [2:0] aExp;
                                       adderCout;
wire [4:0] aMan;
wire [2:0] bExp;
                                       shifter step4 (
wire [4:0] bMan;
                                         .in(adderSum),
                                         .distance(distance2),
assign aExp = big_aOut[7:5];
                                         .direction(1'b1),
assign aMan = big aOut[4:0];
                                         .out(resultMan)
assign bExp = big_bOut[7:5];
                                       );
assign bMan = big bOut[4:0];
                                       always @* begin
                                         if(bExpShift == 3'b111 &&
wire [2:0] distance1;
assign distance1 = aExp - bExp;
                                       adderCout == 1'b1)
                                           result = 8'b11111111;
wire [2:0] bExpShift;
                                         else
wire [4:0] bManShift;
                                           begin
                                             case(adderCout)
assign bExpShift = bExp +
                                               1'b0: result =
distance1;
                                       {resultExp, resultMan};
                                               1'b1: result =
shifter step2 (
                                       {resultExp, 1'b1,
                                       resultMan[3:0]};
  .in(bMan),
  .distance(distance1),
                                             endcase
  .direction(1'b1),
                                           end
  .out(bManShift)
                                       end
);
                                       endmodule
wire [4:0] adderSum;
wire adderCout;
```

#### big number first.v

```
module big number first (
  input [7:0] aIn,
 input [7:0] bIn,
 output reg [7:0] aOut,
 output reg [7:0] bOut
);
wire [2:0] aExp;
wire [4:0] aMan;
wire [2:0] bExp;
wire [4:0] bMan;
assign aExp = aIn[7:5];
assign aMan = aIn[4:0];
assign bExp = bIn[7:5];
assign bMan = bIn[4:0];
always @* begin
 if((aExp < bExp) || (aExp ==</pre>
bExp && aMan < bMan))</pre>
   begin
     aOut = {bExp, bMan};
     bOut = {aExp, aMan};
  else
    begin
     aOut = {aExp, aMan};
     bOut = {bExp, bMan};
    end
end
```

endmodule

#### shifter.v

```
module shifter (
  input [4:0] in,
  input [2:0] distance,
  input direction,
  output reg [4:0] out
);

always @* begin
  case(direction)
    1'b0: out = in << distance;
    1'b1: out = in >> distance;
  endcase
end
endmodule
```

#### adder.v

```
module adder(
  input [4:0] A,
 input [4:0] B,
 output [4:0] S,
  output Cout
);
wire Cin = 1'b0;
wire Cout0;
wire Cout1;
wire Cout2;
wire Cout3;
fullAdder a0 (
  .A(A[0]),
  .B(B[0]),
  .Cin(Cin),
  .Cout(Cout0),
  .S(S[0])
);
fullAdder a1 (
  .A(A[1]),
  .B(B[1]),
  .Cin(Cout0),
  .Cout (Cout1),
  .S(S[1])
);
fullAdder a2 (
  .A(A[2]),
  .B(B[2]),
  .Cin(Cout1),
  .Cout (Cout2),
  .S(S[2])
);
fullAdder a3 (
  .A(A[3]),
  .B(B[3]),
  .Cin(Cout2),
  .Cout (Cout3),
  .S(S[3])
);
```

```
fullAdder a4 (
    .A(A[4]),
    .B(B[4]),
    .Cin(Cout3),
    .Cout(Cout),
    .S(S[4])
);
endmodule
```

#### fullAdder.v

```
module fullAdder (
  input A,
  input B,
  input Cin,
  output S,
  output Cout
);
wire AxB;
assign AxB = A ^ B;
wire AxBaCin;
assign AxBaCin = (A ^ B) & Cin;
wire AaB;
assign AaB = A & B;
assign Cout = AaB | AxBaCin;
assign S = AxB ^ Cin;
endmodule
```

## float\_add\_tb.v

```
module float add tb ();
                                          sim aIn = 8'b00011110;
                                          sim bIn = 8'b00011000;
                                          #5
reg [7:0] sim aIn;
reg [7:0] sim bIn;
                                          $display("Output is %b, we
wire [7:0] sim_result;
                                       expected %b", sim_result,
                                        8'b00111011);
float add test(
 .aIn(sim aIn),
                                          sim aIn = 8'b111111110;
  .bIn(sim bIn),
                                          sim bIn = 8'b111111000;
  .result(sim result)
                                          #5
);
                                          $display("Output is %b, we
                                        expected %b", sim_result,
initial begin
                                       8'b11111111);
  sim aIn = 8'b00000000;
 sim bIn = 8'b00000000;
                                          sim aIn = 8'b111111111;
                                          sim bIn = 8'b001111111;
  $display("Output is %b, we
                                          #5
expected %b", sim result,
                                          $display("Output is %b, we
8'b00000000);
                                       expected %b", sim result,
                                       8'b11111111);
  sim aIn = 8'b00001000;
  sim bIn = 8'b00000011;
                                          sim aIn = 8'b111111110;
                                          sim bIn = 8'b001111111;
  $display("Output is %b, we
                                          #5
expected %b", sim_result,
                                          $display("Output is %b, we
8'b00001011);
                                       expected %b", sim_result,
                                        8'b11111110);
  sim aIn = 8'b00110001;
  sim bIn = 8'b00001100;
                                          $stop;
  #5
                                       end
  $display("Output is %b, we
expected %b", sim result,
                                       endmodule
8'b00110111);
  sim aIn = 8'b10010010;
  sim_bIn = 8'b01011111;
  $display("Output is %b, we
expected %b", sim result,
8'b10011001);
```

## big\_number\_first\_tb.v

```
module big number first tb ();
                                         sim aIn = 8'b111111110;
                                         sim bIn = 8'b111111111;
reg [7:0] sim aIn, sim bIn;
wire [7:0] sim aOut, sim bOut;
                                         $display("Output is %b and %b,
                                       we expected %b and %b",
big number first test (
                                       sim aOut, sim bOut, sim bIn,
                                        sim_aIn);
  .aIn(sim_aIn),
  .bIn(sim_bIn),
  .aOut(sim_aOut),
                                         sim aIn = 8'b111111111;
                                         sim bIn = 8'b111111110;
  .bOut(sim_bOut)
                                         #5
);
                                          $display("Output is %b and %b,
                                       we expected %b and %b",
initial begin
  sim aIn = 8'b00001000;
                                       sim_aOut, sim_bOut, sim_aIn,
  sim bIn = 8'b00000011;
                                       sim bIn);
  $display("Output is %b and %b,
                                        sim aIn = 8'b11011111;
we expected %b and %b",
                                         sim bIn = 8'b111111111;
sim aOut, sim bOut, sim aIn,
                                         #5
                                          $display("Output is %b and %b,
sim bIn);
                                       we expected %b and %b",
  sim aIn = 8'b00000011;
                                        sim aOut, sim bOut, sim bIn,
  sim bIn = 8'b00001000;
                                       sim_aIn);
  $display("Output is %b and %b,
                                         sim_aIn = 8'b111111111;
we expected %b and %b",
                                         sim bIn = 8'b110111111;
sim aOut, sim bOut, sim bIn,
sim aIn);
                                          $display("Output is %b and %b,
                                       we expected %b and %b",
  sim aIn = 8'b00110001;
                                       sim aOut, sim bOut, sim aIn,
  sim bIn = 8'b00001100;
                                       sim bIn);
  $display("Output is %b and %b,
                                         $stop;
we expected %b and %b",
                                       end
sim aOut, sim bOut, sim aIn,
sim_bIn);
                                       endmodule
  sim aIn = 8'b00001100;
  sim bIn = 8'b00110001;
  $display("Output is %b and %b,
we expected %b and %b",
sim_aOut, sim_bOut, sim_bIn,
sim aIn);
```

# shifter\_tb.v

```
module shifter tb ();
                                         sim in = 5'b11001;
                                         sim distance = 3'b100;
                                         sim direction = 1'b0;
reg [4:0] sim in;
reg [2:0] sim_distance;
reg sim_direction;
                                         $display("Output is %b, we
wire [4:0] sim_out;
                                       expected %b", sim_out,
                                       5'b10000);
shifter test (
  .in(sim_in),
                                         sim_in = 5'b11001;
                                         sim_distance = 3'b101;
  .distance(sim_distance),
  .direction(sim_direction),
                                         sim_direction = 1'b0;
  .out(sim_out)
);
                                          $display("Output is %b, we
                                       expected %b", sim_out,
initial begin
                                       5'b00000);
 sim_in = 5'b11001;
  sim distance = 3'b000;
                                         sim in = 5'b11001;
  sim_direction = 1'b0;
                                         sim distance = 3'b000;
  #5
                                         sim_direction = 1'b1;
  $display("Output is %b, we
                                         #5
expected %b", sim_out,
                                         $display("Output is %b, we
                                       expected %b", sim_out,
5'b11001);
                                       5'b11001);
  sim_in = 5'b11001;
  sim distance = 3'b001;
                                         sim_in = 5'b11001;
  sim direction = 1'b0;
                                         sim_distance = 3'b001;
                                         sim_direction = 1'b1;
  $display("Output is %b, we
                                         #5
expected %b", sim_out,
                                         $display("Output is %b, we
5'b10010);
                                       expected %b", sim out,
                                       5'b01100);
  sim_in = 5'b11001;
  sim distance = 3'b010;
                                         sim in = 5'b11001;
                                         sim_distance = 3'b010;
  sim_direction = 1'b0;
                                         sim_direction = 1'b1;
  $display("Output is %b, we
expected %b", sim_out,
                                         $display("Output is %b, we
5'b00100);
                                       expected %b", sim_out,
                                       5'b00110);
  sim_in = 5'b11001;
  sim_distance = 3'b011;
  sim_direction = 1'b0;
  $display("Output is %b, we
expected %b", sim_out,
5'b01000);
```

```
shifter tb.v (continued)
                                       initial begin
                                          sim A = 5'b0;
  sim in = 5'b11001;
                                          sim B = 5'b0;
  sim distance = 3'b011;
  sim direction = 1'b1;
                                          #5;
  $display("Output is %b, we
                                          $display("Sum is %b, we
expected %b", sim out,
                                       expected %b", sim S, 5'b0);
5'b00011);
                                          $display("Cout is %b, we
                                        expected %b", sim Cout, 1'b0);
  sim in = 5'b11001;
  sim distance = 3'b100;
                                         sim A = 5'b00001;
  sim direction = 1'b1;
                                          sim B = 5'b00010;
  $display("Output is %b, we
                                          #5;
expected %b", sim_out,
                                          $display("Sum is %b, we
5'b00001);
                                        expected %b", sim S, 5'b00011);
  sim in = 5'b11001;
                                          $display("Cout is %b, we
  sim distance = 3'b101;
                                       expected %b", sim Cout, 1'b0);
  sim direction = 1'b1;
                                          sim A = 5'b00111;
  #5
  $display("Output is %b, we
                                          sim B = 5'b00111;
expected %b", sim out,
5'b00000);
                                          #5;
                                          $display("Sum is %b, we
  $stop;
                                        expected %b", sim_S, 5'b01110);
end
                                          $display("Cout is %b, we
endmodule
                                        expected %b", sim Cout, 1'b0);
                                          sim A = 5'b10000;
                                          sim B = 5'b11000;
adder tb.v
                                          #5;
module adder_tb ();
                                          $display("Sum is %b, we
reg [4:0] sim A;
                                        expected %b", sim_S, 5'b01000);
reg [4:0] sim B;
                                          $display("Cout is %b, we
                                        expected %b", sim_Cout, 1'b1);
wire [4:0] sim S;
wire sim Cout;
                                          $stop;
                                        end
adder test (
  .A(sim_A),
                                       endmodule
  .B(sim B),
  .Cout(sim Cout),
  .S(sim S)
);
```