262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

#### DESCRIPTION

This M5M5256CFP, VP, RV is a 262144-bit CMOS static RAMs organized as 32768-words by 8-bits which is fabricated using high-performance 3 polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM. They are low stand-by current and low voltage operation (3V) and ideal for the battery operation application.

Especially the M5M5256CVP, RV are packaged in a 28-pin thin small outline package. Two types of devices are available, M5M5256CVP (normal lead bend type package) and M5M5256CRV (reverse lead bend type package). Using both type of devices, it becomes very easy to design a printed circuit board.


#### **FEATURES**

	Access	Power supply current				
Type name	time (max)	Active (max)	Stand-by (max)			
M5M5256CFP, VP, RV-12VLL M5M5256CFP, VP, RV-15VLL	120ns 150ns	50mA (Vc=5, 5V)	11 μA (Vcc = 3.3V)			
M5M5256CFP, VP, RV-12VXL M5M5256CFP, VP, RV-15VXL	120ns 150ns	20mA (Vc=3. 3V)	2.2 μA (Vcc = 3.3V) 0.05 μA (Vcc = 3V, typ)			

- Single + 2.7~5.5V power supply
- No clocks, no refresh
- Data-hold on + 2V power supply
- Directly TTL compatible: All inputs and outputs
- Three-state outputs : OR-tie capability
- Simple memory expansion by S̄
- OE prevents data contention in the I/O bus
- Common data I/O
- Package

#### APPLICATION

Small capacity memory units



#### 262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

#### **FUNCTION**

The operation mode of the M5M5256CFP, VP, RV is determined by a combination of the device control inputs  $\overline{S}, \overline{W}$  and  $\overline{OE}$ . Each mode is summariezed in the function table.


A write cycle is executed whenever the low level  $\overline{\mathbb{W}}$  overlaps with the low level  $\overline{\mathbb{S}}$ . The address must be set-up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\overline{\mathbb{W}}$ ,  $\overline{\mathbb{S}}$ , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable  $\overline{\mathbb{OE}}$  directly controls the output stage. Setting the  $\overline{\mathbb{OE}}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\overline{W}$  at a high level and  $\overline{OE}$  at a low level while  $\overline{S}$  are in an active state.

When setting \$\overline{S}\$ at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \$\overline{S}\$. The power supply current is reduced as low as the stand-by current which is specified as locs or loc4, and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

#### **FUNCTION TABLE**

S	W	ŌĒ	Mode	DQ	lcc
Н	Χ	X	Non selection	High-impedance	Stand-by
L	١	Х	Write	Din	Active
ĿĽ.	Τ	L	Read	Dout	Active
L	Τ	Ι		High-impedance	Active



MITSUBISHI

#### 262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	•	- 0.3~7	٧
Vı	Input voltage	With respect to GND	- 0.3*~Vcc + 0.3	٧
Vo	Output voltage		0~Vcc	
Pa	Power dissipation	Ta = 25 ℃	700	mW
Topr	Operating temperature		0~70	တ
Tstg	Storage temperature		- 65~150	္

<sup>\* - 3.0</sup>V in case of AC (Pulse width ≥ 30ns)

### DC ELECTRICAL CHARACTERISTICS (Ta = $0 \sim 70 \, \text{°C}$ , Vcc = $2.7 \sim 5.5 \text{V}$ , unless otherwise noted)

Symbol	Parameter Test conditions		Limits 1 (Vcc = 5V ± 10 %)			(Vcc	Unit			
				Min	Тур	Max	Min	Тур	Max	
ViH	High-level input voltage			2.2		Vcc+0. 3	2.0		V∞+0. 3	٧
VIL	Low-level input voltage	·		- 0.3*		0.8	- 0.3*		0.6	Α.
Vон1	High-level output voltage 1	Iон = - 1mA (Vcc = 5V ± Iон = - 0.5mA (Vcc = 3V :		2.4	÷		2.4			٧
Voн2	High-level output voltage 2	loн = - 0.1mA (Vcc = 5V : loн = - 0.05mA (Vcc = 3V		V∞-0. 5			Vcc−0. 5	1.		٧
Vol	Low-level output voltage	IoL = 2mA (Vcc = 5V ± 10 %) IoL = 1mA (Vcc = 3V ± 10 %)				0.4			0.4	٧
11	Input leakage current	Vi = 0~Vcc				± 1			±1	μА
lo	Output leakage current	S = ViH or OE = ViH, Vi/o = 0~Vcc			± 1			± 1	μА	
lcc1	Active supply current	S ≤ 0.2V Other inputs ≤ 0.2V	Min. cycle		30	45		10	20	mA
1001	(AC, MOS level)	or≥Vcc - 0.2V Output open	1MHz		4	8		1.5	3	111/5
lcc2	Active supply current	S = VIL, Other inputs = VIL or VIH	Min. cycle		35	50		· 10	20	mA
1002	(AC, TTL level)	Output open	1MHz		5	10		1.5	3	WA.
lccs	Stand-by supply	\overline{\S} \geq \text{Vcc} = 0.2\text{V},	-VLL	,		20			11-	μА
icus	current	Other inputs = 0~Vcc	-VXL		0.1	5		0.05	2.2	μΑ
lcc4	Stand-by supply current	S = VIH, Other inputs = 0	~Vcc			3			0.3	mA

<sup>- 3.0</sup>V in case of AC(Pulse width ≤ 30ns)

#### **CAPACITANCE** (Ta = $0 \sim 70$ °C, Vcc = $2.7 \sim 5.5$ V, unless otherwise noted)

Ch.al	Danamatan	Test conditions		Unit		
Symbol	Parameter	rest conditions	Min	Тур	Max	Onit
a .	Input capacitance	$V_i = GND$ , $V_i = 25mV_{rms}$ , $f = 1MHz$			6	ρF
Со	Output capacitance	$V_0 = GND$ , $V_0 = 25mV_{rms}$ , $f = 1MHz$			8	рF

Note 1. Direction for current flowing into IC is indicated as positive.(no mark)
2. Typical value is Vcc = 5V or 3V, Ta = 25 ℃.
3. Cl, Co are periodically sampled and are not 100% tested.



## 262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

# AC ELECTRICAL CHARACTERISTICS (Ta = $0 \sim 70 \, \text{C}$ , Vcc = $2.7 \sim 5.5 \, \text{V}$ , unless otherwise noted)

#### (1) MEASUREMENT CONDITIONS

Input pulse level · · · · · · ·  $V_{IH}$  = 2.4V,  $V_{IL}$  = 0.6V ( $V_{CC}$  = 5V  $\pm$  10 %)

 $V_{H} = 2.2V$ ,  $V_{IL} = 0.4V$  ( $V_{CC} = 3V \pm 10\%$ )

Input rise and fall time .....5ns

Reference level ················V<sub>OH</sub> = V<sub>OL</sub> = 1.5V

Transition is measured ± 500mV from steady

state voltage.(for ten, tais)

Output loads .....Fig.1, CL = 100pF(FP, VP, RV-15VLL, -15VXL)

 $C_L = 50pF(FP, VP, RV-12VLL, -12VXL)$ 

CL = 5pF(for ten, tdis)




Fig.1 Output load

#### (2) READ CYCLE


Symbol	Parameter							
		M5M5256C-12VLL M5M5256C-12VXL			M5M5256C-15VLL M5M5256C-15VXL			Unit
		Min	Тур	Max	Min	Тур	Max	
tcr	Read cycle time	120			150			ns
ta(A)	Address access time			120			150	ns
ta(S)	Chip select access time			120			150	ns
ta(OE)	Output enable access time			60			75	ns
tdis(S)	Output disable time after \$\overline{S}\$ high			35			40	ns
tdis(OE)	Output disable time after OE high	T .		35			40	ns
ten(S)	Output enable time after \$\overline{S}\$ low	10			10			ns
ten (OE)	Output enable time after OE low	10		1	10			ns
tv(A)	Data valid time after address	10			10			ns

#### (3) WRITE CYCLE


			Limits						
Symbol	Parameter		M5M5256C-12VLL M5M5256C-12VXL			M5M5256C-15VLL M5M5256C-15VXL			
		Min	Тур	Max	Min	Тур	Max		
tcw	Write cycle time	120			150			ns	
tw(W)	Write pulse width	80			.90	·		√ุกร	
tsu(A)	Address set up time	0			0			ns	
tsu(A-WH)	Address set up time with respect to W high	90			100			ns	
tsu(\$),	Chip select set up time	90			100		1	ns	
tsu(D)	Data set up time	45			50			ns	
th(D)	Data hold time	0			0			ns	
trec(W)	Write recovery time	. 0			0			ns	
tdis(W)	Output disable time after W low			35			40	ns	
tdis(OE)	Output disable time after OE high			35			: 40	ns	
ten(W)	Output enable time after $\overline{W}$ high	10			10			ns	
ten (OE)	Output enable time after OE low	10			10			ns	

### 262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

# (4) TIMING DIAGRAMS Read cycle




### Write cycle (W control mode)





### 262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

### Write cycle (S control mode)



- Note 4. Hatching indicates the state is don't care.

  5. Writing is executed in overlap of \$\overlap\$ and \$\overlap\$ low.

  6. If \$\overlap\$ goes low simultaneously with or prior to \$\overlap\$, the output remains in the high-impedance state.

  7. Don't apply inverted phase signal externally when DQ pin is in output mode.

  - 8. ten, tdis are periodically sampled and are not 100% tested.

### 262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

#### **POWER DOWN CHARACTERISTICS**

# (1) ELECTRICAL CHARACTERISTICS (Ta = 0~70 ℃, unless otherwise noted)


Symbol	Parameter	Test conditions	Took anadisinas			1	11-2
Cyllicol	1 alattetei	i est conditions		Min Typ Ma		Max	Unit
Vcc(PD)	Power down supply voltage			2			V
VI(S) Chip select input S	2.2V ≤ Vcc(PD)		2.2				
	Chip select input 5	2V ≤ Vcc(PD) ≤ 2.2V			VCC (PD)		٧
Icc(PD) Po	Power down supply current	Vcc = 3V,	-VLL			10*	
	rower down supply current	Other inputs = 3V	-VXL		0.05	2**	μА

Ta = 25 °C, ICC(PD) = 1  $\mu$  A

## (2) TIMING REQUIREMENTS (Ta = 0~70 °C, unless otherwise noted)

Symbol	Parameter		Test conditions		11-4		
3 arameter		rest conditions	Min	Тур	Max	Unit	
tsu(PD)	Power down set up time			0			ns
trec(PD)	Power down recovery time			tcR			ns

# (3) POWER DOWN CHARACTERISTICS S control mode



<sup>\* \*</sup> Ta = 25 ℃, ICC (PD) = 0.2 µ A