






DAC OUT A




DAC OUT B




DAC OUT A&B PORTS (TO THE HEAD OF THE WIRE)






DAC IN A



DAC IN B



DAC IN A&B PORTS (TO THE END OF THE WIRE)



2026年6月23日修改：
1、增加NRST和BOOT0二个脚位；
2、增加一个烧录端子，包含SWDIO和SWCLK共4个点加正负

2026年6月27日修改：
1、修改22脚VDD变成3.3V；
2、增加NRST上拉10K电阻；
3、增加BOOT0下拉10K电阻；

