

1 Overview


1.1 Project

Project Name	AT32F455VET7_Fixture
Generated with	AT32 WorkBench V1.1.9
Date	2025-07-17

1.2 MCU Information

Product Line	Mainstream
Device Series	AT32F455
Device	AT32F455VET7
Core	M4F
Frequency	192MHz
Package	LQFP100
Flash	512KB
SRAM	144KB

2 Pinout Configuration



3 Pins Configuration

Pin Number	Pin Name	Pin Type	GPIO Structure	Signal Name	Label
1	PE2	I/O	FT	GPIO_Output	IN_AMUX_EN2
2	PE3	I/O	FT	GPIO_Output	IN_AMUX_EN3
3	PE4	I/O	FT	GPIO_Output	IN_AMUX_EN4
4	PE5	I/O	FT	GPIO_Output	IN_AMUX_EN5
5	PE6	I/O	FT	GPIO_Output	IN_AMUX_EN6
6	VBAT	S	-	-	
8	PC14	I/O	TC	CRM_LEXT_IN	
9	PC15	I/O	TC	CRM_LEXT_OUT	
10	VSS	S	-	-	
11	VDD	S	-	-	
12	PH0	I/O	TC	CRM_HEXT_IN	
13	PH1	I/O	TC	CRM_HEXT_OUT	
14	NRST	I/O	R	-	
15	PC0	I/O	FTa	GPIO_Output	IN_AMUX_A0
16	PC1	I/O	FTa	GPIO_Output	IN_AMUX_B1
17	PC2	I/O	FTa	GPIO_Output	IN_AMUX_C2
20	VSSA	S	-	-	
21	VREF+	S	-	-	
22	VDDA	S	-	-	
23	PA0	I/O	FTa	ADC1_IN0	
24	PA1	I/O	FTa	ADC1_IN1	
25	PA2	I/O	FTa	ADC2_IN2	
26	PA3	I/O	FTa	ADC2_IN3	
27	VSS	S	-	-	
28	VDD	S	-	-	
29	PA4	I/O	FTa	DAC_OUT1	
30	PA5	I/O	FTa	DAC_OUT2	
33	PC4	I/O	FTa	GPIO_Input	BTN_CANCEL
34	PC5	I/O	FTa	GPIO_Input	BTN_ENTER
35	PB0	I/O	FTa	GPIO_Output	IN_BMUX_A0
36	PB1	I/O	FTa	GPIO_Output	IN_BMUX_B1
37	PB2/BOOT1	I/O	FT	GPIO_Output	IN_BMUX_C2
38	PE7	I/O	FT	GPIO_Output	IN_AMUX_EN7
39	PE8	I/O	FT	GPIO_Output	IN_BMUX_EN0
40	PE9	I/O	FT	GPIO_Output	IN_BMUX_EN1

41	PE10	I/O	FT	GPIO_Output	IN_BMUX_EN2
42	PE11	I/O	FT	GPIO_Output	IN_BMUX_EN3
43	PE12	I/O	FT	GPIO_Output	IN_BMUX_EN4
44	PE13	I/O	FT	GPIO_Output	IN_BMUX_EN5
45	PE14	I/O	FT	GPIO_Output	IN_BMUX_EN6
46	PE15	I/O	FT	GPIO_Output	IN_BMUX_EN7
47	PB10	I/O	FTf	GPIO_Output	OUT_BMUX_A0
48	PB11	I/O	FT	GPIO_Output	OUT_BMUX_B1
49	PH3	I/O	FT	GPIO_Output	DEBUG_OUT
50	VDD	S	-	-	
51	PB12	I/O	FT	GPIO_Output	OUT_BMUX_C2
55	PD8	I/O	FT	GPIO_Output	OUT_BMUX_EN0
56	PD9	I/O	FT	GPIO_Output	OUT_BMUX_EN1
57	PD10	I/O	FT	GPIO_Output	OUT_BMUX_EN2
58	PD11	I/O	FT	GPIO_Output	OUT_BMUX_EN3
59	PD12	I/O	FTf	GPIO_Output	OUT_BMUX_EN4
60	PD13	I/O	FTf	GPIO_Output	OUT_BMUX_EN5
61	PD14	I/O	FTf	GPIO_Output	OUT_BMUX_EN6
62	PD15	I/O	FTf	GPIO_Output	OUT_BMUX_EN7
63	PC6	I/O	FT	GPIO_Input	BTN_RIGHT
64	PC7	I/O	FT	GPIO_Input	BTN_LEFT
65	PC8	I/O	FT	GPIO_Input	BTN_DOWN
66	PC9	I/O	FT	GPIO_Input	BTN_UP
68	PA9	I/O	FT	USART1_TX	CTRL_USART1_TX
69	PA10	I/O	FT	USART1_RX	CTRL_USART1_RX
70	PA11	I/O	TC	CAN1_RX	CTRL_CAN1_RX
71	PA12	I/O	TC	CAN1_TX	CTRL_CAN1_TX
72	PA13	I/O	FT	DEBUG_SWDIO	
73	PH2	I/O	FT	USART7_RX	DBG_USART7_RX
74	VSS	S	-	-	
75	VDD	S	-	-	
76	PA14	I/O	FT	DEBUG_SWCLK	
77	PA15	I/O	FT	USART7_TX	DBG_USART7_TX
78	PC10	I/O	FT	GPIO_Output	OUT_AMUX_A0
79	PC11	I/O	FT	GPIO_Output	OUT_AMUX_B1
80	PC12	I/O	FT	GPIO_Output	OUT_AMUX_C2
81	PD0	I/O	FT	GPIO_Output	OUT_AMUX_EN0

82	PD1	I/O	FT	GPIO_Output	OUT_AMUX_EN1
83	PD2	I/O	FT	GPIO_Output	OUT_AMUX_EN2
84	PD3	I/O	FT	GPIO_Output	OUT_AMUX_EN3
85	PD4	I/O	FT	GPIO_Output	OUT_AMUX_EN4
86	PD5	I/O	FT	GPIO_Output	OUT_AMUX_EN5
87	PD6	I/O	FT	GPIO_Output	OUT_AMUX_EN6
88	PD7	I/O	FT	GPIO_Output	OUT_AMUX_EN7
89	PB3	I/O	FTf	SPI1_SCK	LCM_SPI_SCK
90	PB4	I/O	FT	GPIO_Output	LCM_RESET
91	PB5	I/O	FT	SPI1_MOSI	LCM_SPI_MOSI
92	PB6	I/O	FT	GPIO_Output	LCM_CMD
93	PB7	I/O	FT	GPIO_Output	LCM_CS
94	BOOT0	I	B	-	
95	PB8	I/O	FTf	GPIO_Output	LCM_BL_LED
97	PE0	I/O	FT	GPIO_Output	IN_AMUX_EN0
98	PE1	I/O	FT	GPIO_Output	IN_AMUX_EN1
99	VSS	S	-	-	
100	VDD	S	-	-	

(1) I = input, O = output, S = supply.

(2) TC = standard 3.3 V GPIO, FT = general 5 V-tolerant GPIO, FTa = 5 V-tolerant GPIO with analog function, FTf = 5 V-tolerant GPIO with 20 mA sink current capability, R = bidirectional reset pin with embedded weak pull-up resistor, B = dedicated BOOT0 pin with embedded weak pull-down resistor. Of those, FTa pin has 5 V-tolerant characteristics when configured as input floating, input pull-up, or input pull-down mode. However, it cannot be 5 V-tolerant when analog mode. In this case, its input level should not be higher than $VDD + 0.3 V$.

(3) Function availability depend on the selected product part number. Any of GPIOs has EVENTOUT feature.


(4) PC13, PC14, and PC15 are supplied through the power switch. Since the switch can only drive a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited not to be used as a current source (e.g. to drive an LED).

(5) Main function after the first battery-powered domain power-up. Later on, it depends on the contents of the battery-powered domain registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the Battery-powered domain and BPR register description sections in the AT32F455/456/457 reference manual.

(6) PA0, PA1, PC0, PC1, PC2 and PC3 represent fast ADC channel, others slow ADC channels.

(7) After reset, PA13/PA14/PB3 are multiplexed as SWDIO/SWCLK/SWO. The internal pull-up resistor on SWDIO/SWO and the internal pull-down resistor on SWCLK are ON.

4 Clock Tree Configuration



5 Software Project

5.1 Project Settings

Name	Value
Project Name	AT32F455VET7_Fixture
Project Folder	/home/bardeen/Desktop
Toolchain/IDE	AT32_IDE
Firmware Package Name and Version	
Minimum Heap Size	0x200
Minimum Stack Size	0x400

6 Peripherals and Middlewares Configuration

6.1 ADC-Common

Activated: Enable

6.1.1 Parameter Setting

ADCs Common Settings:

Master Slave mode	Non-combined mode
Clock frequency division	8
Clock (0-80 MHz)	24 MHz

6.2 ADC1

IN0: Enable

IN1: Enable

6.2.1 Parameter Setting

ADCs Common Settings:

Master Slave mode	Non-combined mode
-------------------	-------------------

ADC Settings:

Data Alignment	Right alignment
Sequence Mode	Disable
Resolution select	12 bit
Trigger conversion fail interrupt	Disable
Trigger conversion fail auto conversion abort	Disable

ADC Ordinary Conversion Settings:

Enable Ordinary Conversions	Disable
-----------------------------	---------

ADC Preempted Conversion Settings:

Enable Preempted Conversions	Disable
------------------------------	---------

A/D Calibration:

A/D Calibration	Enable
-----------------	--------

6.3 ADC2

IN2: Enable

IN3: Enable

6.3.1 Parameter Setting

ADCs Common Settings:

Master Slave mode	Non-combined mode
-------------------	-------------------

ADC Settings:

Data Alignment	Right alignment
Sequence Mode	Disable

Resolution select	12 bit
Trigger conversion fail interrupt	Disable
Trigger conversion fail auto conversion abort	Disable

ADC Ordinary Conversion Settings:

Enable Ordinary Conversions	Disable
-----------------------------	---------

ADC Preempted Conversion Settings:

Enable Preempted Conversions	Disable
------------------------------	---------

A/D Calibration:

A/D Calibration	Enable
-----------------	--------

6.4 CAN1

Activated: Enable

6.4.1 Parameter Setting

BaudRate Settings:

Nominal Baud Rate (5-1000)	1000 kbits/s
Nominal Sample point (50-99)	75.0 %
BaudRate Deviation Tolerance	Disable
Nominal BaudRate Configuration Result	Result 1
Baud rate division (1-32)	1
Nominal Bit time segment 1 (2-513)	144 tq
Nominal Bit time segment 1 (1-128)	48 tq
Nominal Resynchronization adjust width (1-128)	48 tq

Basic Parameters:

CAN Mode	Communication mode
Retransmission limit value	Retransmission unlimited times
Re-arbitration limit value	Re-arbitration unlimited times
Secondary Transmit Buffer operation mode	FIFO mode
Receive Buffer almost full warning limit (1-6)	1
Error warning limit	96
Receive Buffer overflow mode	The oldest frame will be overwritten
Restricted operation	Disable
Receive Buffer stores all data frames(include frames with error)	Disable
Time-stamping	Disable

TTCAN base Settings:

TTCAN enable	Disable
--------------	---------

Filter 0 Configuration:

Enable Filter 0	Enable
Mask of identifier type	Enable
Mask of data length (0x0-0xF)	0xF

Code of data length (0x0-0xF)	0x0
Mask of frame type	Enable
Mask of receive frame	Enable

Filter 1 Configuration:

Enable Filter 1	Disable
-----------------	---------

Filter 2 Configuration:

Enable Filter 2	Disable
-----------------	---------

Filter 3 Configuration:

Enable Filter 3	Disable
-----------------	---------

Filter 4 Configuration:

Enable Filter 4	Disable
-----------------	---------

Filter 5 Configuration:

Enable Filter 5	Disable
-----------------	---------

Filter 6 Configuration:

Enable Filter 6	Disable
-----------------	---------

Filter 7 Configuration:

Enable Filter 7	Disable
-----------------	---------

Filter 8 Configuration:

Enable Filter 8	Disable
-----------------	---------

Filter 9 Configuration:

Enable Filter 9	Disable
-----------------	---------

Filter 10 Configuration:

Enable Filter 10	Disable
------------------	---------

Filter 11 Configuration:

Enable Filter 11	Disable
------------------	---------

Filter 12 Configuration:

Enable Filter 12	Disable
------------------	---------

Filter 13 Configuration:

Enable Filter 13	Disable
------------------	---------

Filter 14 Configuration:

Enable Filter 14	Disable
------------------	---------

Filter 15 Configuration:

Enable Filter 15	Disable
------------------	---------

6.5 CRM

High speed external crystal (HEXT): Crystal/Ceramic Resonator

Low speed external crystal (LEXT): Crystal/Ceramic Resonator

6.6 DAC

OUT1: Enable

OUT2: Enable

6.6.1 Parameter Setting

OUT1 Settings:

Output Buffer	Disable
Trigger Source	Software trigger(D1SWTRG) as trigger source
Waveform Select	Wave generation disabled

OUT2 Settings:

Output Buffer	Disable
Trigger Source	Software trigger(D2SWTRG) as trigger source
Waveform Select	Wave generation disabled

6.7 DEBUG

SWD: Enable

6.8 SPI1

Mode: Transmit Only Master

6.8.1 Parameter Setting

Basic Parameters:

Interface protocol	Motorola Mode
Frame bit num	8 Bits
First Bit	MSB First

Clock Parameters:

Clock frequency division	32
Clock frequency (0-40 MHz)	6 MHz
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

Advanced Parameters:

CRC Calculation	Disable
CS Signal Type	Software

6.9 SYSTEM

Delay Timebase Source: SysTick

6.9.1 Parameter Setting

Timebase Parameters:

Delay Mode	Polling
------------	---------

7 System Configuration

7.1 GPIO Configuration

IP	Pin Name	Signal	Output level	GPIO type	Pull type	GPIO mode	Driver capability	Label
ADC1	PA0	ADC1_IN0	n/a	n/a	Pull-none	Analog mode	n/a	
	PA1	ADC1_IN1	n/a	n/a	Pull-none	Analog mode	n/a	
ADC2	PA2	ADC2_IN2	n/a	n/a	Pull-none	Analog mode	n/a	
	PA3	ADC2_IN3	n/a	n/a	Pull-none	Analog mode	n/a	
CAN1	PA11	CAN1_RX	n/a	Push Pull	Pull-none	Mux function mode	Moderate	CTRL_CAN1_RX
	PA12	CAN1_TX	n/a	Push Pull	Pull-none	Mux function mode	Moderate	CTRL_CAN1_TX
CRM	PC14	CRM_LEXT_IN	n/a	n/a	n/a	n/a	n/a	
	PC15	CRM_LEXT_OUT	n/a	n/a	n/a	n/a	n/a	
	PH0	CRM_HEXT_IN	n/a	n/a	n/a	n/a	n/a	
	PH1	CRM_HEXT_OUT	n/a	n/a	n/a	n/a	n/a	
DAC	PA4	DAC_OUT1	n/a	n/a	Pull-none	Analog mode	n/a	
	PA5	DAC_OUT2	n/a	n/a	Pull-none	Analog mode	n/a	
DEBUG	PA13	DEBUG_SWDI_O	n/a	n/a	n/a	n/a	n/a	
	PA14	DEBUG_SWCLK	n/a	n/a	n/a	n/a	n/a	
SPI1	PB3	SPI1_SCK	n/a	Push Pull	Pull-none	Mux function mode	Moderate	LCM_SPI_SCK
	PB5	SPI1_MOSI	n/a	Push Pull	Pull-none	Mux function mode	Moderate	LCM_SPI_MOSI
GPIO	PE2	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_AMUX_EN2
	PE3	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_AMUX_EN3
	PE4	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_AMUX_EN4
	PE5	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_AMUX_EN5
	PE6	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_AMUX_EN6
	PC0	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_AMUX_A0
	PC1	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_AMUX_B1
	PC2	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_AMUX_C2
	PC4	GPIO_Input	n/a	n/a	Pull-none	Input mode	n/a	BTN_CANCEL
	PC5	GPIO_Input	n/a	n/a	Pull-none	Input mode	n/a	BTN_ENTER
	PB0	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_BMUX_A0
	PB1	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_BMUX_B1
	PB2/BOOT1	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_BMUX_C2

GPIO	PE7	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_AMUX_EN7
	PE8	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_BMUX_EN0
	PE9	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_BMUX_EN1
	PE10	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_BMUX_EN2
	PE11	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_BMUX_EN3
	PE12	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_BMUX_EN4
	PE13	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_BMUX_EN5
	PE14	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_BMUX_EN6
	PE15	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_BMUX_EN7
	PB10	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_BMUX_A0
	PB11	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_BMUX_B1
	PH3	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	DEBUG_OUT
	PB12	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_BMUX_C2
	PD8	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_BMUX_EN0
	PD9	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_BMUX_EN1
	PD10	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_BMUX_EN2
	PD11	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_BMUX_EN3
	PD12	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_BMUX_EN4
	PD13	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_BMUX_EN5
	PD14	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_BMUX_EN6
	PD15	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_BMUX_EN7
	PC6	GPIO_Input	n/a	n/a	Pull-none	Input mode	n/a	BTN_RIGHT
	PC7	GPIO_Input	n/a	n/a	Pull-none	Input mode	n/a	BTN_LEFT
	PC8	GPIO_Input	n/a	n/a	Pull-none	Input mode	n/a	BTN_DOWN
	PC9	GPIO_Input	n/a	n/a	Pull-none	Input mode	n/a	BTN_UP
	PA9	USART1_TX	n/a	Push Pull	Pull-none	Mux function mode	Moderate	CTRL_USART1_TX
	PA10	USART1_RX	n/a	Push Pull	Pull-none	Mux function mode	Moderate	CTRL_USART1_RX
	PH2	USART7_RX	n/a	Push Pull	Pull-none	Mux function mode	Moderate	DBG_USART7_RX
	PA15	USART7_TX	n/a	Push Pull	Pull-none	Mux function mode	Moderate	DBG_USART7_TX
	PC10	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_AMUX_A0
	PC11	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_AMUX_B1
	PC12	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_AMUX_C2
	PD0	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_AMUX_EN0

GPIO	PD1	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_AMUX_EN1
	PD2	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_AMUX_EN2
	PD3	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_AMUX_EN3
	PD4	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_AMUX_EN4
	PD5	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_AMUX_EN5
	PD6	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_AMUX_EN6
	PD7	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	OUT_AMUX_EN7
	PB4	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	LCM_RESET
	PB6	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	LCM_CMD
	PB7	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	LCM_CS
	PB8	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	LCM_BL_LED
	PE0	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_AMUX_EN0
	PE1	GPIO_Output	Output level low	Push Pull	Pull-none	Output mode	Moderate	IN_AMUX_EN1

7.2 DMA Configuration

Nothing configuration in DMA Service.

7.3 NVIC Configuration

NVIC Interrupt Table	Enabled	Preemption Priority	Sub Priority
Reset_IRQ	true	0	0
NonMaskableInt_IRQ	true	0	0
HardFault_IRQ	true	0	0
MemoryManagement_IRQ	true	0	0
BusFault_IRQ	true	0	0
UsageFault_IRQ	true	0	0
SVCALL_IRQ	true	0	0
DebugMonitor_IRQ	true	0	0
PendSV_IRQ	true	0	0
SysTick_IRQ	true	15	0
WWDT_IRQ	Unused		
PVM_IRQ	Unused		
TAMP_STAMP_IRQ	Unused		
ERTC_WKUP_IRQ	Unused		
FLASH_IRQ	Unused		
CRM_IRQ	Unused		
EXINT0_IRQ	Unused		
EXINT1_IRQ	Unused		
EXINT2_IRQ	Unused		
EXINT3_IRQ	Unused		
EXINT4_IRQ	Unused		
DMA1_Channel1_IRQ	Unused		
DMA1_Channel2_IRQ	Unused		
DMA1_Channel3_IRQ	Unused		
DMA1_Channel4_IRQ	Unused		
DMA1_Channel5_IRQ	Unused		
DMA1_Channel6_IRQ	Unused		
DMA1_Channel7_IRQ	Unused		
ADC1_2_IRQ	Unused		
CAN1_TX_IRQ	Unused		
CAN1_RX_IRQ	Unused		
CAN1_STAT_IRQ	Unused		
CAN1_ERR_IRQ	Unused		
EXINT9_5_IRQ	Unused		

TMR1_BRK_TMR9_IRQ	Unused
TMR1_OVF_TMR10_IRQ	Unused
TMR1_TRG_HALL_TMR11_IRQ	Unused
TMR1_CH_IRQ	Unused
TMR2_GLOBAL_IRQ	Unused
TMR3_GLOBAL_IRQ	Unused
TMR4_GLOBAL_IRQ	Unused
I2C1_EVT_IRQ	Unused
I2C1_ERR_IRQ	Unused
I2C2_EVT_IRQ	Unused
I2C2_ERR_IRQ	Unused
SPI1_IRQ	Unused
SPI2_I2S2EXT_IRQ	Unused
USART1_IRQ	Unused
USART2_IRQ	Unused
USART3_IRQ	Unused
EXINT15_10_IRQ	Unused
ERTCAIarm_IRQ	Unused
OTGFS1_WKUP_IRQ	Unused
TMR8_BRK_TMR12_IRQ	Unused
TMR8_OVF_TMR13_IRQ	Unused
TMR8_TRG_HALL_TMR14_IRQ	Unused
TMR8_CH_IRQ	Unused
XMC_IRQ	Unused
SDIO1_IRQ	Unused
TMR5_GLOBAL_IRQ	Unused
SPI3_I2S3EXT_IRQ	Unused
USART4_IRQ	Unused
USART5_IRQ	Unused
TMR6_DAC_GLOBAL_IRQ	Unused
TMR7_GLOBAL_IRQ	Unused
DMA2_Channel1_IRQ	Unused
DMA2_Channel2_IRQ	Unused
DMA2_Channel3_IRQ	Unused
DMA2_Channel4_IRQ	Unused
DMA2_Channel5_IRQ	Unused
EMAC_IRQ	Unused

EMAC_WKUP_IRQ	Unused
CAN2_TX_IRQ	Unused
CAN2_RX_IRQ	Unused
CAN2_STAT_IRQ	Unused
CAN2_ERR_IRQ	Unused
OTGFS1_IRQ	Unused
DMA2_Channel6_IRQ	Unused
DMA2_Channel7_IRQ	Unused
USART6_IRQ	Unused
I2C3_EVT_IRQ	Unused
I2C3_ERR_IRQ	Unused
CAN3_TX_IRQ	Unused
CAN3_RX_IRQ	Unused
CAN3_STAT_IRQ	Unused
CAN3_ERR_IRQ	Unused
AES_IRQn	Unused
TRNG_IRQn	Unused
FPU_IRQ	Unused
USART7_IRQ	Unused
USART8_IRQ	Unused
SPI4_IRQ	Unused
I2SF5_IRQn	Unused
QSPI1_IRQn	Unused
DMAMUX_IRQ	Unused
ACC_IRQ	Unused

IMPORTANT NOTICE - PLEASE READ CAREFULLY

Purchasers understand and agree that purchasers are solely responsible for the selection and use of Artery's products and services.

No license, express or implied, to any intellectual property right is granted by ARTERY herein regardless of the existence of any previous representation in any forms. If any part of this document involves third party's products or services, it does NOT imply that ARTERY authorizes the use of the third party's products or services, or permits any of the intellectual property, or guarantees any uses of the third party's products or services or intellectual property in any way.

Except as provided in ARTERY's terms and conditions of sale for such products, ARTERY disclaims any express or implied warranty, relating to use and/or sale of the products, including but not restricted to liability or warranties relating to merchantability, fitness for a particular purpose (based on the corresponding legal situation in any unjudicial districts), or infringement of any patent, copyright, or other intellectual property right.

ARTERY's products are not designed for the following purposes, and thus not intended for the following uses: (A) Applications that have specific requirements on safety, for example: life-support applications, active implant devices, or systems that have specific requirements on product function safety; (B) Aviation applications; (C) Aerospace applications or environment; (D) Weapons, and/or (E) Other applications that may cause injuries, deaths or property damages. Since ARTERY products are not intended for the above-mentioned purposes, if purchasers apply ARTERY products to these purposes, purchasers are solely responsible for any consequences or risks caused, even if any written notice is sent to ARTERY by purchasers; in addition, purchasers are solely responsible for the compliance with all statutory and regulatory requirements regarding these uses.

Any inconsistency of the sold ARTERY products with the statement and/or technical features specification described in this document will immediately cause the invalidity of any warranty granted by ARTERY products or services stated in this document by ARTERY, and ARTERY disclaims any responsibility in any form.

© 2025 ARTERY Technology - All rights reserved