


CPE 151/EEE 234
Digital IC Design

Project No. 2


Table of Contents

| 2-Input NAND Schematic | |
|-----------------------------------------|----------|
| 2-Input NAND Symbol | |
| 2-Input NAND Testbench | |
| Testbench Waveforms | |
| 2-Input NAND Layout | |
| 2-Input NAND DRC and LVS | <u>c</u> |
| 2-Input NAND Extracted Parasitic Layout | 11 |
| Post Layout Response | 12 |
| Conclusion Table | 13 |


2-Input NAND Schematic




2-Input NAND Symbol





2-Input NAND Testbench





16:44:52 Fri Mar 15 2019







2-Input NAND DRC and LVS

```
Running layout DRC analysis
Flat mode
Full checking.
DRC started......Sun Mar 17 19:00:34 2019
    completed ....Sun Mar 17 19:00:34 2019
    CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
*********** Summary of rule violations for cell "nand2_Layout layout" *********
Total errors found: 0
```

```
@(#)$CDS: LVS version 6.1.7-64b 09/27/2016 19:41 (sjfhw305) $
Command line:
/software/cadence/installs/IC617/tools.lnx86/dfII/bin/64bit/LVS
/dir/gaia/class/student/robertsa/cadenceV/LVS-l-s-t/gaia/class/student/robertsa/cadenceV/LVS/layout/gaia/class/student/robertsa/cadenceV/LVS/schematic
/gala/class/student/robertsa/cadencev/LVS/schel
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.
Compiling Diva LVS rules...
Net-list summary for /gaia/class/student/robertsa/cadenceV/LVS/layout/netlist
                                nets
terminals
                                pmos
                                nmos
Net-list summary for /gaia/class/student/robertsa/cadenceV/LVS/schematic/netlist
         count
                                nets
terminals
          2
                               pmos
nmos
     Terminal correspondence points
                              A
B
     ΝЗ
                  N5
     N5
                   N4
                  N2
     N1
                                vdd
Devices in the rules but not in the netlist: cap nfet pfet nmos4 pmos4
The net-lists match.
                                      layout schematic
                                          instances
0 0
           un-matched
          rewired
size errors
                                          Ω
          pruned active
                                          0
                                                      0
                                          4
           total
                                             nets
           un-matched
          merged
                                          0
                                                      0
           pruned
           active
           total
                                           terminals
          un-matched
          matched but
different type
Probe files from
/gaia/class/student/robertsa/cadenceV/LVS/schematic
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out:
/gaia/class/student/robertsa/cadenceV/LVS/layout
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out:
```

2-Input NAND Extracted Parasitic Layout





Conclusion Table

| Description | Rise Time | Fall Time | Delay |
|--------------|-----------|-----------|----------|
| 2 input NAND | .031027ns | .040484ns | .0357555 |