


CPE 151/EEE 234
Digital IC Design

Project No. 1


Contents

Inverter Schematic	3
Inverter Symbol	
Inverter Testbench	
TestBench waveforms	
Inverter layout	
Inverter DRC and LVS	
Inverter Extracted Parasitic Layout	10
Post Layout Response	
Conclusion Table	12


Inverter Schematic




Inverter Symbol




Inverter Testbench



TestBench waveforms



Inverter layout




Inverter DRC and LVS


```
@(#)$CDS: LVS version 6.1.7-64b 09/27/2016 19:41 (sjfhw305) $
Command line: /software/cadence/installs/IC617/tools.lnx86/dfII/bin/64bit/LVS
-dir /gaia/class/student/robertsa/cadenceV/LVS -l -s -t
/gaia/class/student/robertsa/cadenceV/LVS/layout
/gaia/class/student/robertsa/cadenceV/LVS/schematic
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.
Net-list summary for /gaia/class/student/robertsa/cadenceV/LVS/layout/netlist
       count
                           nets
        4
                           terminals
                          pmos
nmos
    Net-list summary for
/gaia/class/student/robertsa/cadenceV/LVS/schematic/netlist
       count
                          nets
                          terminals
        1
                          nmos
    Terminal correspondence points
    N3
N2
               NO
N3
                          out
    ΝO
               N2
                           vdd
               N1
    N1
                          VSS
Devices in the netlist but not in the rules:
The net-lists match.
                                layout schematic
                                   instances
0 0
        un-matched
         rewired
        size errors
pruned
                                   0
                                             0
         active
        total
                                     nets
        un-matched
                                    0
        merged
pruned
         active
        total
                                    terminals
        un-matched
        matched but
        different type
                                             0
        total
Probe files from
/gaia/class/student/robertsa/cadenceV/LVS/schematic
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
audit.out:
Probe files from
/gaia/class/student/robertsa/cadenceV/LVS/layout
devbad.out:
netbad.out:
mergenet.out:
termbad.out:
prunenet.out:
prunedev.out:
```

audit.out:

Inverter Extracted Parasitic Layout



Post Layout Response



Conclusion Table

Description	Rise Time	Fall Time	Delay
Inverter	.016451ns	.016927ns	.016689ns