CSC/CpE 142

Term project

Phase 1

Andrew Robertson & Ehsan Halterman (50% contribution from each)

[7:4] OP2 Address Register Forwarding	PC Instruction Memory Sign Ext Jump Control	R15 Address Register Forwarding
--	---	----------------------------------

ALU:

Contains 2 inputs, one 3-bit control line, and one output with the N and Z flags. The output is 32 bits with both inputs being 16 bits. The functions of the ALU are listed below.

Buffers:

Buffers will hold data, addresses, and control being used by the pipeline in each stage. The control consists of Write, Memory, and Execute with respect to the relative stage. Buffer 1 has one control line for a total of 33 bits. Buffer 2 contains the Write, Read, and Execute control lines with a total of 114 bits. Buffer 3 contains the Write and Memory control lines for a total of 93 bits, and Buffer 4 has the Write control line for a total of 71 bits.

Hazard detect:

Contains 4 inputs and 3 outputs which are used to stop the flow of data in the case a hazard is detected. This is done by zeroing out the buffer, disabling PC, and disabling the IF/D buffer for that cycle.

Reg forward:

7 inputs and 3 outputs. Monitors OP1, OP2, and R15 addresses for the current instruction vs their addresses in the memory and write back stages specifically to avoid data dependencies. All seven inputs are addresses, the outputs are control lines for MUXes to the ALU that select what version of that operand to use.

Path control:

One input one output. Input is the combination of opcode and function bits, output is the interpreted control bits for EX, MEM, and WB. These bits then later control MUX, ALU, and enable selections.

Jump control:

Tapped directly off of the opcode section of our instruction. Checks for equality with the opcode for jump and outputs assert if true.

Instruction memory:

One input, one output. The input is for an address provided by PC, the output is for the instruction.

Reg block:

Has six inputs and four outputs with two control lines. Two of the inputs are for reading operand addresses, two are for reading write addresses, and the remaining two are for writing data. Three of the outputs are for reading data out of R15, operand 1, and operand 2, the final output is for reading R15s address. Both control lines are for enables, one for writing to the register provided by operand 1 and the other for operand 2.

Data memory:

Has 3 inputs, 2 outputs, and three control lines. One control line is to toggle between eight bit and sixteen bit modes. The next line is to toggle between read and write modes, and the final line is to enable or disable the device entirely.

Instru ction	Jump control	W			М			EX							
add	1	1	1	0	1	х	х	1	1	0	0	0	0	1	х
sub	1	1	1	0	1	х	х	1	1	0	0	1	0	1	х
mul	1	1	0	0	1	х	х	1	1	0	1	0	0	1	1
div	1	1	0	0	1	х	х	1	1	0	1	1	0	1	1
mv	1	1	1	0	1	х	х	1	1	1	1	1	0	1	х
swp	1	1	0	0	1	х	х	1	1	1	0	0	0	1	0
andi	1	1	1	0	1	х	х	1	1	1	0	1	1	0	х
or	1	1	1	0	1	X	x	1	1	1	1	0	1	0	х
lbu	1	0	1	0	1	0	1	0	0	0	0	0	0	1	х
sb	1	1	1	1	1	0	0	0	0	0	0	0	0	1	х
lw	1	0	1	0	1	1	1	0	0	0	0	0	0	1	х
sw	1	1	1	1	1	1	0	0	0	0	0	0	0	1	х
blt	1	1	1	1	0	х	x	1	1	0	0	1	0	0	х
bgt	1	1	1	1	0	х	x	1	1	0	0	1	0	0	х
beq	1	1	1	1	0	х	x	1	1	0	0	1	0	0	х
jmp	0	1	1	1	1	х	x	1	х	х	х	х	х	x	х
halt	1	1	1	1	1	х	x	1	х	х	х	х	х	x	х
	(Active low)	M e m or al u	Wr ite 2 (a cti ve lo w)	Wr ite 1 (a cti ve lo w)	Bra nc h (ac tive low)	Eig htbi t (ac tive low)	R/ ~ W R (a cti ve lo w)	Me me na ble (ac tive low)	sig ne xt		ALU			ond n	W Bo p2

	ALU					
add	0	0	0			
sub	0	0	1			
mul	0	1	0			
div	0	1	1			
swp	1	0	0			
and	1	0	1			
or	1	1	0			
OP2	1	1	1			

Hazard detect:

If lw destination address = source address of next instruction Deassert control, pc, IF buffer

Else

Normal operation

Reg forward:

MUX A

	EX/M OP1 addr	001
	M/WB OP1 addr	010
	EX/M OP2 addr	011
If D/EX OP1 addr matches (& being written)	M/WB OP2 addr	100
,	EX/M R15 addr	101
	M/WB R15 addr	110
	O.W.	000

MUX B

	EX/M OP1 addr	001
	M/WB OP1 addr	010
	EX/M OP2 addr	011
If D/EX OP2 addr matches (& being written)	M/WB OP2 addr	100
,	EX/M R15 addr	101
	M/WB R15 addr	110
	O.W.	000

MUX C

	EX/M OP1 addr	001
	M/WB OP1 addr	010
	EX/M OP2 addr	011
If D/EX R15 addr matches (& being written)	M/WB OP2 addr	100
,	EX/M R15 addr	101
	M/WB R15 addr	110
	O.W.	000

2	X	8'→16' zero extend	Ehsan
2	X	8' →16' sign extend	Ehsan
1	X	12'→16' zero extend	Ehsan
1	X	16'→32' ALU	Drew
3	X	16' Adders	Ehsan
4	X	buffers	Ehsan
1	X	hazard detect	Drew
1	X	reg forward	Drew
1	X	path control	Ehsan
1	X	jump control	Ehsan
1	X	PC	Ehsan
1	X	instruction memory	Drew
1	X	reg block	Drew
1	X	data memory	Drew
7	X	2:1 MUX	Ehsan
4	X	4:1	Drew
1	X	left shifter	Ehsan