

# Comp 590-184: Hardware Security and Side-Channels

## Lecture 7: Cache Side-Channel Defenses

February 3, 2026  
Andrew Kwong



THE UNIVERSITY  
of NORTH CAROLINA  
at CHAPEL HILL

Slides adapted from Mengjia  
Yan ([shd.mit.edu](http://shd.mit.edu))

# Outline

---

- How to mitigate side-channel attacks
- Non-interference property
- Constant-time programming

## Attack Examples

---

Example #1: termination time vulnerability

```
def check_password(input):
    size = len(password);

    for i in range(0,size):
        if (input [i] == password[i]):
            return ("error");

    return ("success");
```

Example #2: RSA cache vulnerability


```
for i = n-1 to 0 do
    r = sqr(r)
    r = r mod n
    if ei == 1 then
        r = mul(r, b)
        r = r mod n
    end
end
```

# Who to blame? Who should fix the problem?



# Break SW and HW Contract

---




Instruction Set  
Architecture (ISA)

The contract  
for functional  
correctness.




# Software Developer's Problem

---






Software developers:

- Need to write software for devices with unknown design details.
- How can I know whether the program is secure running on different devices?



# Hardware Designer's Problem

---



Hardware designer:

- Need to design processors for arbitrary programs.
- How to describe what kind of programs can run securely on my device?

## Example: Termination Time Vulnerability

---


- How to fix it?

```
def check_password(input):  
  
    size = len(password);  
  
    for i in range(0,size):  
        if (input [i] != password[i]):  
            return ("error");  
  
    return ("success");
```

Make the computation time **independent** from the secret (password)

## Non-Interference Example

---



- Intuitively: not affecting
- Any sequence of **low** inputs will produce the same **low** outputs, regardless of what the **high** level inputs are.

## Non-Interference: A Formal Definition

---

- The definition of noninterference for a deterministic program  $P$

$$\forall M1, M2, P$$
$$M1_L = M2_L \quad \wedge \quad (M1, P) \rightarrow^* M1' \quad \wedge \quad (M2, P) \rightarrow^* M2'$$
$$\Rightarrow M1'_L = M2'_L$$

## Non-Interference for Side Channels

---

- The definition of noninterference for a deterministic program  $P$

$$\begin{aligned} & \forall M_1, M_2, P \\ M_1_L = M_2_L \quad & \wedge \quad (M_1, P) \xrightarrow{O_1}^* M_1' \quad \wedge \quad (M_2, P) \xrightarrow{O_2}^* M_2' \\ \Rightarrow \quad & O_1 = O_2 \end{aligned}$$

What should be included in the observation trace?

# Understanding the Property

---

$$\forall M1, M2, P$$

$$M1_L = M2_L \wedge (M1, P) \xrightarrow{01}^* M1' \wedge (M2, P) \xrightarrow{02}^* M2'$$
$$\Rightarrow 01=02$$

Consider input as part of M

- What is  $M_L$  ?
- What is  $M_H$  ?
- What is O ?

```
def check_password(input):  
  
    size = len(password);  
  
    for i in range(0,size):  
        if (input [i] == password[i]):  
            return ("error");  
  
    return ("success");
```

# Constant-Time Programming

---

Think about whether the statement below is a reasonable definition that follows non-interference

- For any inputs, secret values, and machines, a program always takes the same amount of time to execute.
- For any inputs and secret values, a program always takes the same amount of time when executing on the same machine.
- For any secret values, a program always takes the same amount of time for the same input when executing on the same machine.
- For any secret values, a program always takes the same amount of time for the same input when executing on the same machine, and this holds for arbitrary inputs.

# Data-oblivious/Constant-time programming

---

- How do we deal with conditional branches/jumps?
- How do we deal with memory accesses?
- How do we deal with arithmetic operations: division, shift/rotation, multiplication?

Your Code

Compiler

Hardware

*For details on real-world constant-time crypto, check this out:  
<https://www.bearssl.org/constanttime.html>*

```
def check_password(input):  
  
    size = len(password);  
  
    for i in range(0,size):  
        if (input [i] != password[i]):  
            return ("error");  
  
    return ("success");
```



```
def check_password(input):  
  
    size = len(password);  
    dontmatch = false;  
    for i in range(0,size):  
        if (input [i] != password[i]):  
            dontmatch = true;  
  
    return dontmatch;
```

```
def check_password(input):  
  
    size = len(password);  
    dontmatch = false;  
    for i in range(0,size):  
        if (input [i] != password[i]):  
            dontmatch = true;  
  
    return dontmatch;
```



```
def check_password(input):  
  
    size = len(password);  
    dontmatch = false;  
    for i in range(0,size):  
        dontmatch |= (input [i] != password[i]);  
  
    return dontmatch;
```

## Real-world Crypto Code

---

from libsodium cryptographic library:

```
for (i = 0; i < n; i++)
    d |= x[i] ^ y[i];
return (1 & ((d - 1) >> 8)) - 1;
```

Compare two buffers x and y, if match, return 0, otherwise, return -1.

# Another Example

From the “donna” Curve25519 implementation

```
for (i = 0; i < 5; ++i)
{
    if (swap) {
        tmp = a[i];
        a[i] = b[i];
        b[i] = tmp;
    }
}
```



```
for (i = 0; i < 5; ++i) {
    const limb x = swap & (a[i] ^ b[i]);
    a[i] ^= x;
    b[i] ^= x;
}
```

Swap is a mask, either 0 or 0xFFFFFFFF

## Eliminate Secret-dependent Branches

---

- An instruction: **cmov\_**
  - Check the state of one or more of the status flags in the EFLAGS register (`cmovez`: moves when ZF=1)
  - Perform a move operation if the flags are in a specified state
  - Otherwise, a move is not performed and execution continues with the instruction following the `cmove` instruction


# Conditional Branches

---

```
if (secret) x = e
```

```
x = (-secret & e) | (secret - 1) & x
```

```
test secret, secret // set ZF=1 if zero  
cmovz r2, r1 // r2 for x, r1 for e
```



What do we assume  
about the hardware here?

# More Conditional Branches

---

```
if (secret)
    res = f1();
else
    res = f2();
```



```
r1 < f1();
r2 < f2();
mov r3, r1
test secret, secret
cmovz r3, r2
// res in r3
```

Potential problems:

- What if we have nested branches?
- What if when **secret==0**, f1 is not executable, e.g., causing page fault or divide by zero?
- What if f1 or f2 needs to write to memory, perform IO, make system calls?
- **Hardware assumption:** what if cmovz will be executed as soon as the flag is known (e.g., speculative execution)?

# Memory Accesses

---

```
a = buffer[secret]
```



```
for (i=0; i<size; i++)
{
    tmp = buffer[i];
    xor secret, i
    cmovz a, tmp
}
```

- Performance overhead.
- Techniques such as ORAM can reduce the overhead when the buffer is large

# An Optimization

---

- We can reduce the redundant accesses by only accessing one byte in each cache line.

```
for (i=0; i<size; i++)
{
    tmp = buffer[i];
    xor secret, i
    cmovz a, tmp
}
```



```
offset = secret % 64;
for (i=0; i<size; i+=64)
{
    index = i+offset;
    tmp = buffer[index];
    xor secret, index
    cmovz a, tmp
}
```

# OpenSSL Patches Against Timing Channel

| offset   | 0             | 1             | 2             | 63  |
|----------|---------------|---------------|---------------|-----|
| Line 0   | $M_0[0]$      | $M_0[1]$      | $M_0[2]$      | ... |
| Line 1   | $M_0[64]$     | $M_0[65]$     | $M_0[66]$     | ... |
| Line 2   | $M_0[128]$    | $M_0[129]$    | $M_0[130]$    | ... |
| Line 3   | $M_1[0]$      | $M_1[1]$      | $M_1[2]$      | ... |
| Line 4   | $M_1[64]$     | $M_1[65]$     | $M_1[66]$     | ... |
| Line 5   | $M_1[128]$    | $M_1[129]$    | $M_1[130]$    | ... |
| Line 6   | $M_2[0]$      | $M_2[1]$      | $M_2[2]$      | ... |
| Line 7   | $M_2[64]$     | $M_2[65]$     | $M_2[66]$     | ... |
| Line 8   | $M_2[128]$    | $M_2[129]$    | $M_2[130]$    | ... |
|          | •             | •             | •             | •   |
|          | •             | •             | •             | •   |
|          | •             | •             | •             | •   |
| Line 191 | $M_{63}[128]$ | $M_{63}[129]$ | $M_{63}[130]$ | ... |
|          | •             | •             | •             | •   |



| offset   | 0                    | 1                    | 2                    | 63                  |
|----------|----------------------|----------------------|----------------------|---------------------|
| Line 0   | M <sub>0</sub> [0]   | M <sub>1</sub> [0]   | M <sub>2</sub> [0]   | ...                 |
| Line 1   | M <sub>0</sub> [1]   | M <sub>1</sub> [1]   | M <sub>2</sub> [1]   | ...                 |
| Line 2   | M <sub>0</sub> [2]   | M <sub>1</sub> [2]   | M <sub>2</sub> [2]   | ...                 |
| Line 3   | M <sub>0</sub> [3]   | M <sub>1</sub> [3]   | M <sub>2</sub> [3]   | ...                 |
| Line 4   | M <sub>0</sub> [4]   | M <sub>1</sub> [4]   | M <sub>2</sub> [4]   | ...                 |
| Line 5   | M <sub>0</sub> [5]   | M <sub>1</sub> [5]   | M <sub>2</sub> [5]   | ...                 |
| Line 6   | M <sub>0</sub> [6]   | M <sub>1</sub> [6]   | M <sub>2</sub> [6]   | ...                 |
| Line 7   | M <sub>0</sub> [7]   | M <sub>1</sub> [7]   | M <sub>2</sub> [7]   | ...                 |
| Line 8   | M <sub>0</sub> [8]   | M <sub>1</sub> [8]   | M <sub>2</sub> [8]   | ...                 |
|          | •                    | •                    | •                    | •                   |
|          | •                    | •                    | •                    | •                   |
|          | •                    | •                    | •                    | •                   |
| Line 191 | M <sub>0</sub> [191] | M <sub>1</sub> [191] | M <sub>2</sub> [191] | ...                 |
|          | M <sub>63</sub> [0]  | M <sub>63</sub> [1]  | M <sub>63</sub> [2]  | M <sub>63</sub> [3] |
|          | M <sub>63</sub> [4]  | M <sub>63</sub> [5]  | M <sub>63</sub> [6]  | M <sub>63</sub> [7] |
|          | M <sub>63</sub> [8]  |                      |                      |                     |

## CacheBleed, an attack leaks SSL keys via **L1 cache bank conflict**.

**Fig. 1.** Conventional (left) vs. scatter-gather (right) memory layout.

# Arithmetic Operations

## Subnormal floating point numbers




# SIMD Hardware Implementation


```
# Vector code  
LI VLR, 64  
LV V1, R1  
LV V2, R2  
  
SV V3, R3
```

Example: 4 pipelined functional units

A[24] B[24] A[25] B[25] A[26] B[26] A[27] B[27]  
A[20] B[20] A[21] B[21] A[22] B[22] A[23] B[23]  
A[16] B[16] A[17] B[17] A[18] B[18] A[19] B[19]  
A[12] B[12] A[13] B[13] A[14] B[14] A[15] B[15]



# The Problem and A Solution



# Constant-time ISA

---

- Some efforts:
  - ARM Data Independent Timing (DIT)
  - Intel Data Operand Independent Timing (DOIT)

ARM DIT: <https://developer.arm.com/documentation/ddi0601/2020-12/AArch64-Registers/DIT--Data-Independent-Timing>

Intel DOIT: <https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/best-practices/data-operand-independent-timing-isa-guidance.html>



THE UNIVERSITY  
*of* NORTH CAROLINA  
at CHAPEL HILL