Product Version 12.1.101 February 2013

© 2003–2012 Cadence Design Systems, Inc. All rights reserved.

Portions © IBM Corporation, the Trustees of Indiana University, University of Notre Dame, the Ohio State University, Larry Wall. Used by permission.

Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Product Encounter® Test and Diagnostics contains technology licensed from, and copyrighted by:

- 1. IBM Corporation, and is © 1994-2002, IBM Corporation. All rights reserved. IBM is a Trademark of International Business Machine Corporation;.
- 2. The Trustees of Indiana University and is © 2001-2002, the Trustees of Indiana University. All rights reserved.
- 3. The University of Notre Dame and is © 1998-2001, the University of Notre Dame. All rights reserved.
- 4. The Ohio State University and is @ 1994-1998, the Ohio State University. All rights reserved.
- 5. Perl Copyright © 1987-2002, Larry Wall

Associated third party license terms for this product version may be found in the README.txt file at downloads.cadence.com.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

**Trademarks**: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. All other trademarks are the property of their respective holders.

**Restricted Permission:** This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

**Disclaimer:** Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor

# **Contents**

<u> Preface</u>
Typographic and Syntax Conventions
Encounter Test Documentation Roadmap
Getting Help for Encounter Test and Diagnostics
Contacting Customer Service
Encounter Test And Diagnostics Licenses
<u>Using Encounter Test Contrib Scripts</u> 10
What We Changed for This Edition10
$oldsymbol{1}$
<u>Test Vector Overview</u> 11
An Overview to Test Vector Formats
<u>2</u>
_ <u>Test Vector Formats</u> 15
TBDpatt and TBDseqPatt Format
TBDpatt Format
Experiment
Test_Section
Tester Loop         29           Test Procedure         31
<u>Test_Sequence</u>
<u>Pattern</u>
Event
Application Object
Keyed Data 137
Summary Information
Adjusting Default Event Timing
OPCG Test Pattern Application Sequence

An Overview to WGL Pattern Data Format14	1 /
Basic File Structure and Content of WGL Signals File	
Basic File Structure and Contents of WGL Vector Files	
WGL File Structure Variations	
STIL Pattern Data Format	
Basic STIL File Structure	
STIL File Variations	
<u>Verilog Pattern Data Format</u>	
Verilog Basic File Structure	
Verilog Variations	
Analysis of Verilog Simulation Miscompares	
A	
	_
Scan Operation19	
Scan Operation Structure19	<del>)</del> 7
<u>B</u>	
Encounter Test Pattern Data Examples19	99
Vector Format Example	
Node List Format Example	
AC Example	
1149.1 Mode Initialization Example with User-Supplied Custom Scan Sequence 20	
<u>C</u>	
WGL Pattern Data Examples 21	
WGL Scan Vector Explanation and Examples	13
WGL Scanchain Definition21	13
WGL Scanstate Definition	
WGL Scan Vectors	
Deterministic WGL Pattern Data Examples	
WGL Deterministic Signals File	17
WGL LSSD Flush Test Example	
WGL Scan Chain Test Example	22
WGL Logic Test Example22	26

WGL Driver/Receiver Test Example	231
WGL IDDq Test Example	237
WGL Stuck Driver Test Example	241
WGL Shorted Nets Test Example	245
WGL Pattern Data Examples for Macro Tests	249
WGL Macro Signals File	249
WGL Macro Test Example	250
Timed Dynamic WGL Pattern Data Examples	254
WGL Timed Signals File	254
WGL Timed Logic Test Example	256
D	
<del></del>	
STIL Pattern Data Examples	261
Deterministic STIL Pattern Data Examples	
STIL Deterministic Signals File	
STIL LSSD Flush Test Example	
STIL Scan Chain Test Example	
STIL Logic Test Example	
STIL IDDq Test Example	
Timed Dynamic STIL Pattern Data Examples	
STIL Timed Signals File	
STIL Timed Logic Test Example	280
E	
Verilog Pattern Data Examples	285
Deterministic Test Verilog Examples	
Verilog IDDq Test Main Simulation File	
Timed Dynamic Verilog Pattern Data Examples	
Verilog Timed Dynamic Pattern Main Simulation File	297
<u>F</u>	
	309
TBDpatt File Constructs	
TBDpatt File Constructs	309
1 DDVall Languaud Ddiiiiliiiii	$\cup$ $\cup$

TBDpatt Language High-level Syntax	 3

# **List of Figures**

Figure 1-1	Test Data Interface Overview	. 11
Figure 2-1	Timings of a Dynamic Pattern	135
Figure 2-2	A Sample Timing for Dynamic Patterns	136
Figure 2-3	OPCG Scan Shift	143
Figure 2-4	Sequence with OPCG Issuing At-speed Delay Test Clocks	144
Figure A-1	Scan Operation Structure	198

# **Preface**

# **Typographic and Syntax Conventions**

The Encounter Test library set uses the following typographic and syntax conventions.

Text that you type, such as commands, filenames, and dialog values, appears in Courier type.

**Example:** Type build\_model -h to display help for the command.

Variables appear in Courier italic type.

**Example:** Use TB\_SPACE\_SCRIPT= $input_filename$  to specify the name of the script that determines where Encounter Test binary files are stored.

Optional arguments are enclosed in brackets.


**Example:** [simulation=gp|hsscan]

■ User interface elements, such as field names, button names, menus, menu commands, and items in clickable list boxes, appear in Helvetica italic type.

**Example:** Select *File - Delete - Model* and fill in the information about the model.

# **Encounter Test Documentation Roadmap**

The following figure depicts a recommended flow for traversing the documentation structure.



# **Getting Help for Encounter Test and Diagnostics**

Use the following methods to obtain help information:

**1.** From the *<installation\_dir>/*tools/bin directory, type cdnshelp at the command prompt.

**2.** To view a book, double-click the desired product book collection and double-click the desired book title in the lower pane to open the book.

Click the *Help* or ? buttons on Encounter Test forms to navigate to help for the form and its related topics.

Refer to the following in the *Encounter Test: Reference: GUI* for additional details:

- <u>"Help Pull-down"</u> describes the *Help* selections for the Encounter Test main window.
- <u>"View Schematic Help Pull-down"</u> describes the Help selections for the Encounter Test View Schematic window.

### **Contacting Customer Service**

There are several ways to get help for your Cadence product.

■ Cadence Online Customer Support

Cadence online customer support offers answers to your most common technical questions. It lets you search more than 40,000 FAQs, notifications, software updates, and technical solutions documents that give step-by-step instructions on how to solve known problems. It also gives you product-specific e-mail notifications, software updates, service request tracking, up-to-date release information, full site search capabilities, software update ordering, and much more.

Go to <a href="http://www.cadence.com/support/pages/default.aspx">http://www.cadence.com/support/pages/default.aspx</a> for more information on Cadence Online Customer Support.

Cadence Customer Response Center (CRC)

A qualified Applications Engineer is ready to answer all of your technical questions on the use of this product through the Cadence Customer Response Center (CRC). Contact the CRC through Cadence Online Support. Go to <a href="http://support.cadence.com">http://support.cadence.com</a> and click the Contact Customer Support link to view contact information for your region.

IBM Field Design Center Customers

Contact IBM EDA Customer Services at 1-802-769-6753, FAX 1-802-769-7226. From outside the United States call 001-1-802-769-6753, FAX 001-1-802-769-7226. The e-mail address is edahelp@us.ibm.com.

# **Encounter Test And Diagnostics Licenses**

Refer to <u>"Encounter Test and Diagnostics Product License Configuration"</u> in *Encounter Test:* Release: What's New for details on product license structure and requirements.

# **Using Encounter Test Contrib Scripts**

The files and Perl scripts shipped in the <ET installation path>/ etc/tb/contrib directory of the Encounter Test product installation are not considered as "licensed materials". These files are provided AS IS and there is no express, implied, or statutory obligation of support or maintenance of such files by Cadence. These scripts should be considered as samples that you can customize to create functions to meet your specific requirements.

# What We Changed for This Edition


There are no significant modifications specific to this version of the manual.

1

# **Test Vector Overview**

Figure <u>1-1</u> shows the interaction of Encounter Test applications and resulting vectors.

Figure 1-1 Test Data Interface Overview



**Test Vector Overview** 

# **An Overview to Test Vector Formats**

The write\_vectors command can create output in WGL, STIL, and Verilog for the generated test vectors. The following sections cover each of the output languages:

- WGL Pattern Data Format on page 144
- STIL Pattern Data Format on page 159
- Verilog Pattern Data Format on page 173

**Note:** Encounter Test can read STIL and EVCD formats to import test patterns. EVCD, a part of the IEEE Standard 1364-2001, is the recommended format for importing test patterns. Refer to <u>read\_vectors</u> in the *Encounter Test: Reference: Commands* for more information.

Encounter Test can also create a proprietary version of the test pattern data known as TBDpatt. Refer to <u>TBDpatt and TBDseqPatt Format</u> on page 15 for more information. Encounter Test creates the TBDpatt format by using the report\_vectors command. Refer to report\_vectors in the *Encounter Test: Reference: Commands* for more information.

Use the TBDpatt format to assign unique event sequences for custom control logic within a design, such as OPCG (On Product Clock Generator). To assign unique test sequences, build a test mode using the following command:

build testmode seqdef=TBDpatt filename

Then run ATPG to create test patterns and introduce a special pattern application sequence: create\_tests sequencefile=*TBDseqpatt filename* 

Refer to <u>build testmode</u> in the *Encounter Test: Reference: Commands* for more information.



The create\_tests command will be removed in the next major release. Run <a href="mailto:create\_scanchain\_tests">create\_scanchain\_tests</a> and then run <a href="mailto:create\_logic\_tests">create\_logic\_tests</a> instead of create tests.

To generate test patterns, use the following command:

write vectors language=<wgl | stil | verilog>

Refer to <u>write vectors</u> in the *Encounter Test: Reference: Commands* for more information.

The parameters of the write\_vectors command are independent of the target test language. For a complete list of the supported parameters, run the write vectors -H command.

# **Encounter Test: Reference: Test Pattern Formats**Test Vector Overview

**Note:** Select *ATPG - Write Vectors* to generate test patterns using the graphical user interface.

**Test Vector Overview** 

2

# **Test Vector Formats**

This chapter describes the following test pattern formats:

- TBDpatt and TBDseqPatt Format on page 15
- WGL Pattern Data Format on page 144
- STIL Pattern Data Format on page 159
- Verilog Pattern Data Format on page 173

# TBDpatt and TBDseqPatt Format

This section defines the TBDpatt and TBDseqPatt test pattern formats. These formats are proprietary to Cadence Encounter Test. The TBDpatt files are produced as output and consumed as input. Encounter Test also produces industry standard WGL, STIL, and Verilog test pattern formats. Refer to <u>An Overview to Test Vector Formats</u> on page 12 for more information.

TBDpatt files contain test patterns (experiments) in ASCII form. TBDseqPatt files are a specialized form of TBDpatt files containing sequence definitions in ASCII form and a subset of the statements used in TBDpatt files. The structure of both these files is identical, but they contain different types of data. TBDpatt files contain actual test pattern data and the test sequences and timing information associated with that data. TBDseqPatt files contain only sequence definitions and associated application objects, such as timing data, with no vector data. Therefore, the contents of TBDseqPatt files cannot be directly applied for fault simulation or written out in STIL, WGL, or Verilog. We commonly refer to the language of both the TBDseqPatt and TBDpatt files as the TBDpatt language.

The main purpose of TBDseqPatt files is to supply Encounter Test with any special sequences that must be applied. Some of the commonly-used special sequences are mentioned below:

- Initialize the design
  - ☐ This is referred to as the Mode Initialization Sequence or modeinit

**Test Vector Formats** 

- An example of this is turning off the IEEE 1149.1 boundary scan logic to access the parallel scan chains in the design or programming the on-product clocking logic and synchronizing the PLLs.
- Define a special <u>test</u> application sequence
  - ☐ This can be used to force test patterns created in Encounter Test have a user-defined form and to ensure the correct operation of the hardware in an on-product clocking environment.
- Special sequences to enter into or out of scan shift modes of operation
  - The Scan Preconditioning Sequence (<u>scanprecond</u>) is used to set up the design state to initialize a scan operation.
  - ☐ The Scan Exit Sequence (scanexit) is used to set up the design for test operation when the scan operation is complete.
- Define any special sequences that must be applied during the actual scan shift operation
  - The Scan Sequence (<u>scansequence</u>) actually applies the scan load and measure values and performs the shift operation.

To import a special initialization or scan sequence, provide a TBDpatt file as input when building a test mode:

 $\label{lem:build_test_mode} $$ build_test_mode testmode=OPCG_mode seqpath=< directory path> seqdef=<A TBDpatt input file with "modeinit">$ $$$ 

To import a file with special sequences to apply the test patterns, provide a TBDseqPatt file on the pattern generation command line, as follows:

create\_logic\_tests testmode=OPCG\_mode sequencefile=<TBDseqPatt file>
testsequence=<A sequence defined in the TBDseqPatt file>

Or read in the definitions in a separate step using read\_sequence\_definition, as follows:

 $\label{local_control_control} \begin{tabular}{ll} read\_sequence\_definition testmode=OPCG\_mode importfile=<TBDseqPatt file> \\ create\_logic\_tests testmode=OPCG\_mode testsequence=<A sequence defined in the TBDseqPatt file> \\ \end{tabular}$ 

To produce a TBDpatt file from an existing Encounter Test experiment, use the <u>report\_vectors</u> command. To view the automatically-generated TBDseqPatt sequences for MBIST and OPMISR+ test modes, use the <u>report\_sequences</u> command. An example for an OPMISR+ compression logic test mode is given below. The output for an OPMISR+ test mode will also contain some of the above-mentioned sequences.

report sequences testmode=OPMISRPLUS outputfile=TBDseqPatt.OPMISRPLUS format=node

**Test Vector Formats** 

The test pattern data itself is organized in a hierarchy of objects. The higher level objects group the lower level objects in a meaningful way. At the lowest level of the hierarchy are events which represent the actual test pattern data. In the TBDpatt and TBDseqPatt files, each of these objects is identified by a numbering system which reflects its position in the test data hierarchy.

Each object may contain special application objects and keyed data in addition to the test data hierarchy. Refer to <u>"Application Object"</u> on page 110 for detailed information about the application objects. Refer to <u>"Keyed Data"</u> on page 137 for detailed information about keyed data.

Detailed information about each object is included in the following sections.

- "Experiment" on page 25
- <u>"Test\_Section"</u> on page 26
- "Tester Loop" on page 29
- <u>"Test\_Procedure"</u> on page 31
- <u>"Test\_Sequence"</u> on page 34
- "Sequence Definition Application Objects" on page 111
- "Pattern" on page 37
- "Event" on page 38

Following is the structural hierarchy of a TBDseqPatt file. The file is shown as the top level of the hierarchy. It consists of a header, vector correspondence lists (as comments) and sequence definitions.

```
TBDseqPatt file header
Include "fileName";
//Vector Correspondence List
Sequence Definition
Pattern
Event
```

The header indicates that this file is in the TBDpatt format and describes how the input is represented within the file.

The vector correspondence data contains information on how to map an event's data, which is in vector form, to individual pins or registers.

A sequence definition contains patterns, which contain events. These define the specific actions to be taken on the tester or in the simulation environment.

Test Vector Formats

Following is the structural hierarchy of a TBDpatt file. The file is shown as the top level of the hierarchy. It consists of vector correspondence lists (as <u>comments</u>) and experiment blocks. If audits indicate that the test patterns contained in these Vectors may be suspect, an audit summary is written to the pattern file following the vector correspondence. An experiment block is a collection of test sections, each of which is a collection of tester loops, and so on.

```
TBDpatt file header
// Vector Correspondence List
Experiment Block
Test Section
Tester_Loop
Test_Procedure
Test_Sequence
Pattern
Event
```

For additional information about test data structural hierarchy, refer to <u>"Encounter Test Vector"</u> <u>Data"</u> in the *Encounter Test: Guide 6: Test Vectors*.

TBDpatt data can exist in two forms:

- with stimulus and response data in vector form
- with stimulus and response data in node list form

In the vector form, all primary input, primary output, scannable latch, and weight values are listed as strings of logic values. The pin to which the value applies is determined by the position of the value in the vector. An example of a PI stimulus vector is:

```
Stim PI (): 0110111;
```

By looking at the example, it is possible to determine that this design has seven primary inputs. This is the case since all vectors must fully specify the entity type that is being stimulated. The correspondence of each vector value to a particular PI pin is specified in the vector correspondence. This can be written in a separate file using write vector correspondence or included when writing the TBDpatt or TBDseqPatt files. The vector correspondence is used to determine this relationship for both import and export of TBDpatt. It is determined automatically by the system and cannot be directly modified by the user. All user-created test sequences in vector form must conform to the order specified in the vector correspondence.

The following is an example of vector correspondence data:

```
#Vector_Correspondence
#
# Note:
# If the original position of any scancell is changed within the Scan_Load or
# Scan_Unload vectors below, it is possible that some of the information
# included in the controllable and observable scan chain commentary will no
```

Test Vector Formats

```
longer be true. The potentially incorrect fields would include,
     First Stim bit, Last Stim Bit, First Meas Bit and Last Meas Bit.
 Legend:
         => the test function for the corresponding primary input/output pin
                => A shift clock
                  => A shift and system clock
                  => B shift clock
            ВC
            BDY => boundary (test pin -- data)
            ΒI
                  => bi-directional inhibit
            BS
                  => B shift and system clock
            CHI => channel input
            CHO => channel output
                 => clock isolation
            CI
            CMI => channel mask input
            CME => channel mask enable
#
            CML => channel mask load clock
#
            CMLE => channel mask load enable
            CMI_A => channel mask load A clock
#
            CMI B => channel mask load B clock
                 => boundary (test pin -- control)
            CTL
                  => shift clock for edge-sensitive flip-flops
            EC
                  => clock for both shift and system function of edge-sensitive
                  flip-flops.
            LH
                  => linehold
#
            ME
                  => MISR enable
#
            MO
                  => MISR observe
#
            IMM
                  => MISR mask input
#
            MME
                  => MISR mask enable
                  => MISR mask load clock
#
            MML
            MMLE => MISR mask load enable
            MMI A => MISR mask load A clock
            MMI B => MISR mask load B clock
            MRE => MISR reset Enable
                  => MISR read
#
            MRD
            MRST => MISR reset
#
#
            NIC
                  => no interconnect
#
            ΟI
                  => output inhibit
                  => P clock
#
            PC
#
            PGE => PRPG load enable
            PLD => PRPG load
            PR => PRPG restore
            PS => P and system clock
#
            PV
                 => PRPG save
#
            SC
                  => system clock
                  => scan enable
            SE
                => scan-in
            SI
            SIG => scan in gate
                  => scan-out
            SO
            SOF => scan out fill
            SOG => scan out gate
            TC
                 => test constraint
            TCK => test clock
            ΤI
                  => test inhibit
            TMS => test mode select
            TRST => test reset
                  => weight select
            WS
```

Test Vector Formats

```
index => Encounter Test Manufacturing model pin index
#
#
 PI:
      (PI 1 = "Pin.f.l.fulladder.nl.A",
                                        # index = 0
      PI 2 = "Pin.f.l.fulladder.nl.B",
                                        # index = 1
      PI 3 = "Pin.f.l.fulladder.nl.CLK",
                                            # index = 2 tf = -ES
      PI 4 = "Pin.f.l.fulladder.nl.Test",
#
                                           # index = 3 tf = +SE
      PI 5 = "Pin.f.l.fulladder.nl.carryin",  # index = 4
#
      PI 6 = "Pin.f.l.fulladder.nl.scanin")
                                             # index = 5 tf = SI
# PO:
      (PO 1 = "Pin.f.l.fulladder.nl.SnC",
#
                                            # index = 6
      PO 2 = "Pin.f.l.fulladder.nl.carryout",
                                                 # index = 7 tf = SO
      PO 3 = "Pin.f.l.fulladder.nl.sum")  # index = 8
#
 Scan Chain Definition
#
   Legend:
#
     Load Node
                     => Pin where logic values are placed for transfer into a
#
                        scancell via the load operation (e.g. a scan-in primary
     Unload Node
                    => Pin where scancell logic values appear as the result of an
#
                        unload operation (e.g. a scan-out primary output).
#
                  => Encounter Test Manufacturing model pin index for load/unload
     index
nodes
#
                        index for stim/measure scancells.
                     => The id of the load section.
#
     Load Sect
                     => The id of the unload section.
#
     Unload Sect
#
     Bit Length
                     => The number of bit positions in controllable/observable
#
     Number Of RSLs => The number of Representative Stim Latches/Flops in the
#
                        controllable scan chain.
#
     Number Of SSLs => The number of Skewed Stim Latches/Flops in the controllable
#
                        scan chain.
#
     Number Of RMLs => The number of Representative Measure Latches/Flops in the
                        observable scan chain.
     First Stim Bit => The bit position in the Scan Load vector where RSL
                        values for this scan chain begin.
     Last Stim Bit => The bit position in the Scan_Load vector where RSL
#
                        values for this scan chain stop.
#
      First Meas Bit => The bit position in the Scan Unload vector where RML
                        values for this scan chain begin.
     Last Meas Bit => The bit position in the Scan Unload vector where RML
                        values for this scan chain stop.
 controllable scan chain 1:
    Load Node = "Pin.f.l.fulladder.nl.scanin"
                                                 index = 5
    Load\_sect = 3
    Bit \overline{L}ength = 5
#
    Number Of RSLs = 5#
                            Number Of SSLs = 0
```

Test Vector Formats

```
First Stim Bit = 1 Last Stim Bit = 5
#
# observable scan chain 1:
     Unload Node = "Pin.f.l.fulladder.nl.carryout"
                                                     index = 7
     Unload sect = 3
     Bit Length = 5
     Number Of RMLs = 5
     First \overline{\text{Meas}} Bit = 1 Last Meas Bit = 5
#
  RSL
          => Representative Stim Latch/Flop
#
  SSL
          => Skewed Stim Latch/Flop
#
  RML
          => Representative Measure Latch/Flop
#
  CR
          => The id of the controllable scan chain which includes this scancell.
             This id can be correlated to the scan chain definition
             information listed above.
#
  OR
          => The id of the observable scan chain which includes this scancell.
#
             This id can be correlated to the scan chain definition
             information listed above.
          => Position in the scan chain which this scancell occupies.
#
  pos
             For a controllable scan chain, the first scancell which receives a
#
             value from the load node is in position 1 (i.e., scancell
#
             closest to the load node). For a observable scan chain, the
#
             scancell whose value reaches the unload node first is in
             position 1 (i.e., scancell closest to the unload node).
  index => Encounter Test Manufacturing hierModel index for the RSL,
             RML or SSL (scancell) block.
 invert => "Yes" means there is inversion in the scan chain
             between this scancell and the scan chain I/O pin. For
#
             a stim scancell, the inversion is with respect to the scan
             chain input pin; for a measure scancell, the inversion
#
#
             is with respect to the scan chain output pin.
#
             "No" means there is no inversion between the scan chain
             I/O pin and the scancell.
 Scan Load:
     (RSL 1 = "Block.f.l.fulladder.nl.chain1.ScanReg.slave", # CR = 1 pos = 1
index = 13 invert = no
     RSL 2 = "Block.f.l.fulladder.nl.chain2.ScanReg.slave",
                                                                \# CR = 1 pos = 2
index = 19 invert = no
     RSL 3 = "Block.f.l.fulladder.nl.chain3.ScanReq.slave",
                                                                \# CR = 1 pos = 3
index = 25 invert = no
      RSL 4 = "Block.f.l.fulladder.nl.chain4.ScanReg.slave",
                                                                \# CR = 1 pos = 4
index = 31 invert = no
     RSL 5 = "Block.f.l.fulladder.nl.chain5.ScanReg.slave")
                                                                \# CR = 1 pos = 5
index = 37 invert = no
# Scan Unload:
     (RML 1 = "Block.f.l.fulladder.nl.chain5.ScanReg.slave", # OR = 1 pos = 1
index = 37 invert = no
# RML 2 = "Block.f.l.fulladder.nl.chain4.ScanReg.slave",
index = 31 invert = no
                                                                \# OR = 1 pos = 2
```

**Test Vector Formats** 

```
# RML 3 = "Block.f.l.fulladder.nl.chain3.ScanReg.slave", # OR = 1 pos = 3
index = 25 invert = no
# RML 4 = "Block.f.l.fulladder.nl.chain2.ScanReg.slave", # OR = 1 pos = 4
index = 19 invert = no
# RML 5 = "Block.f.l.fulladder.nl.chain1.ScanReg.slave") # OR = 1 pos = 5
index = 13 invert = no
# ;
# End of vector correspondence
```

This vector correspondence data describes a 1-bit full adder design with a 5-bit controllable and observable scan chain running through it. The scan chain loads through a primary input named scan\_in and is observed through the primary output named carry\_out. The abovementioned data shows the order in which all of the primary inputs, primary outputs, and scan chains will be presented when test pattern data is written out in vector (as opposed to node) form in the TBDpatt or TBDseqPatt files. For example, to stim the scan enable pin named Test to a 1, the vector data would be as follows:

```
Event 1.1.1 Stim PI(): ...1..;
```

Similarly, to measure a value of 0 from only the register named chain4. ScanReg. slave, the vector data would be as follows:

```
Event 1.4.1 Scan Unload (default value = X): .0...;
```

In the node list form, PIs, POs and scannable latches are listed as a node=logic value pair, where node specifies the pin or flop being referenced. For example,

```
Stim_PI ():
    "Pin.f.l.PGMUX.n1.DATA00"=0
    "Pin.f.l.PGMUX.n1.DATA01"=0;
```

The above-mentioned example shows the pin names specified in full form. You can also use the short form of the name, for example:

```
Stim_PI ():
    "DATA00"=0
    "DATA01"=0;
```

In the short form of the name, the top-level block name (PGMUX) and type of entity (Pin) are implicit.

This form of output generally consumes more space than the vector form, but in some situations is easier to analyze visually. Pulse, Stim\_Clock, Pulse\_PPI, and Stim\_PPI\_Clock events are always written in this form, regardless of the form specified to be the TBDpatt format header.

For both vector and node list formats, all referenced nodes are given in either name or index form. The name form specifies the node as a hierarchical pin or block name and must be contained within quotation marks. The index form specifies the node as an Encounter Test model index.

**Test Vector Formats** 

A TBDpatt file in name form can often be imported and reused for an edited version of that same design, as long as the primary input and output pin names have not changed and the hierarchical latch names have not changed. Such processing is not recommended if the index form is used since the model indices will almost assuredly be different between the original design and a modified version of that same design. The vector formatted TBDpatt files may be reusable if the number of primary I/O pins, latches, and their vector ordering does not change, but some changes to test mode pin assignments may cause warnings or errors when simulating these vectors. For example, if an unassigned PI is changed to a +TI pin assignment, your TBDpatt pattern data may have contained an assignment to 0 on this pin, causing an error when simulated in the new mode.

The description of TBDpatt which follows contains some references to test mode names. To understand this, it is important to know that, while Vector data is stored in a test modequalified file, there are some situations in which, during the initialization of a test mode, it is necessary to switch temporarily to another test mode. As an example, in a test for an LBIST mode, initialization of fixed-value latches and linear feedback shift registers (LFSRs) can be accomplished by switching to a test mode in which these latches are scannable, using that test mode to initialize them, and then switching to the target (LBIST) mode.

The format and syntax of the TBDpatt file will be enhanced over time to include new features. This means that future TBDpatt files generated by Encounter Test may contain new attributes, objects, or event types. It is intended that these changes in syntax be backward compatible; where possible, the new features will be made optional so that older TBDpatt files will continue to be usable by Encounter Test.

The comment characters allowed in TBDpatt and TBDseqPatt files are:

//
#

line comments:

block comments:

/\* block of comments\* / - " /\*" to start and "\*/" to end block comments.

### TBDpatt\_Format

A TBDpatt file begins with a TBDpatt\_Format header statement. Two attributes on this statement identify the formatting conventions used within the TBDpatt file:

**Test Vector Formats** 

- mode the value may be either node or vector. This attribute is optional. TBDseqPatt files are expected to be in node format. The default value is vector, however, node format may legally be interspersed in the vector form.
  - mode = node specifies that PIs, POs, and flops for various events, such as Stim\_PI and Scan\_Load are named individually and are assigned values, as shown below:

```
Event 1 Stim_PI(): "scan_enable" = 0;
Event 2 Pulse(): "capture clk" = +;
```

mode = vector specifies that a string of values is given without names, and each of these values is mapped to a PI, PO, or flop according to the vector correspondence for all events except Pulse, Stim\_Clock, and the corresponding PPI clock events. For example:

```
Event 1 Stim_PI(): .....1....;
Event 2 Pulse(): "capture clk" = +;
```

■ model\_entity\_form - the value may be either name, hier\_index, or flat\_index. This attribute is mandatory. Following is an example of the TBDpatt\_Format statement.

```
TBDpatt Format (mode=vector, model entity form=name);
```

model\_entity\_form = name specifies to expect either short or full entity names to specify all relevant event actions and value assignments. For example:

```
Event 1 Stim_PI(): "scan_enable" = 0;
Event 2 Pulse(): "capture_clk" = +;
```

model\_entity\_form = hier\_index specifies the use of hierarchical model indices (refer to <u>Hierarchical and Flattened Model Characteristics</u> in the <u>Encounter</u> <u>Test: Guide 1: Models</u> for more information) to specify entities involved in a given event or value assignment. For example:

```
Event 1 Stim_PI(): 124 = 0;
Event 2 Pulse(): 12 = +;
```

model\_entity\_form = flat\_index specifies the use of flat model indices (refer to <u>Hierarchical and Flattened Model Characteristics</u> in the *Encounter Test:* Guide 1: Models for more information) to specify the entities involved in a given event or value assignment. For example:

```
Event 1 Stim_PI(): 123 = 0;
Event 2 Pulse(): 11 = +;
```

Following is an example of the TBDpatt\_Format statement.

```
TBDpatt Format (mode=node, model entity form=name);
```

This header specifies that PIs, POs, and flops for various events, such as Stim\_PI and Scan\_Load, are named individually and are assigned values, as opposed to the vector

**Test Vector Formats** 

representation, in which a string of values is given, assigned to PIs, POs, or flops according to the vector correspondence.

#### **Experiment**

An experiment contains the test data generated from one or more test generation application runs. Each experiment that is committed to the master test data will have its own test data grouped separately from the test data of other experiments that may also have been committed. This may be useful in tracking down the source of certain test data. The experiment is the highest level division of a pattern's odometer number, which fully specifies the context of all test patterns and events. When TBDpatt is used as input to read\_vectors, experiment statements cannot be used to separate the data, although they are a required element of the data structure. The read\_vectors command renumbers and collapses all odometer numbers down to a simple, sequentially numbered form, removing any logical (lacking physical significance) hierarchical divisions.

Following is an example of an Experiment statement.

#### where:

exper1 is the experiment name that was specified when the source test data (Vectors) was created and 1 is the first experiment.

An Experiment contains one or more test sections. There is no order dependency for Experiments, that is, they can be applied in any desired order. In addition to test sections, an Experiment may contain <u>Keyed Data</u> and <u>Define Sequence</u> application objects.

The experiment object has these defined attributes:

■ TDM

This attribute is specified for an experiment that was created by Test Data Migration, and is intended only as a programming interface and is not supported as part of <u>read\_vectors</u>; that is, an experiment with this attribute cannot be imported.

■ manipulated

When this attribute is set, it indicates the patterns contained within the experiment have already been manipulated and should not be further manipulated.

Test Vector Formats

#### Test\_Section

A Test\_Section contains tests of a particular type, such as logic, shift register, and IDDQ.

A Test\_Section is characterized by the following attributes. Note that each of these attributes applies to the entire test section and cannot change within a test section.

■ fast\_forward

The presence of this attribute for a  $logic_WRP$  type test section indicates that the test section contains tests which use a pseudo-random pattern generator feature that allows the skipping of some tests. When used for a  $logic_LBIST$  type test section, this attribute is synonymous with the  $fast_forward_sequences$  attribute, and its presence indicates that the test data was produced by an early version of Encounter Test which did not support  $fast_forward_pins$ . When this attribute is present, the test data includes signatures for just the effective tests and an effective cycle mask that tells which tests to skip.

■ fast\_forward\_pins

This attribute is used for a  $logic\_LBIST$  type test section to indicate that the tests use a pseudo-random pattern generator feature that allows the skipping of some tests. Two implementations of the fast\_forward feature are supported. This attribute indicates that the skipping mechanism is controlled by pins labeled with the PRPG\_SAVE (PV) attribute and the PRPG\_RESTORE (PR) attribute. The other implementation would be indicated by the fast\_forward\_sequences attribute on the test section. When this attribute is present, the test data includes signatures for just the effective tests and an effective cycle mask that tells which tests to skip.

■ fast\_forward\_sequences

This attribute is used for a <code>logic\_LBIST</code> type test section to indicate that the tests use a pseudo-random pattern generator feature that allows the skipping of some tests. Two implementations of the fast\_forward feature are supported. This attribute indicates that the skipping mechanism is controlled by user-defined sequences (of type <code>prpgsave</code> and <code>prpgrestore</code>). The other implementation would be indicated by the <code>fast\_forward\_pins</code> attribute on the test section. When this attribute is present, the test data includes signatures for just the effective tests and an effective cycle mask that tells which tests to skip.

 $\blacksquare$  tester\_termination = v

Indicates how the tester should terminate the product output pins for this test section.

v may be 0 (tester must supply termination to logic 0), 1 (tester must supply termination to logic 1), and none (tester does not supply any termination). This attribute is optional. The default is none.

Test Vector Formats

Differential pins that are inverted using the <u>CORRELATE</u> attribute receive the opposite termination value. Pins with a <u>TTERM</u> attribute always keep the TTERM value regardless of the termination value, even if tester termination is none.

■ termination\_domination = keyword

Indicates whether tester-supplied termination shall be applied to pins which already have product termination, and if so, which will dominate.

A keyword of tester indicates that tester-supplied termination is applied to all three-state output pins regardless of any product-supplied value for a pin. A keyword value of product indicates that tester-supplied termination is applied only to pins without product-supplied termination.

This attribute is optional. If termination\_domination is not specified, it defaults to the TDR value if tester\_termination is specified as 0 or 1, or to tester if tester\_termination is defaulted or specified to none. If dominance is specified when termination is defaulted or specified to none, dominance is ignored.

■ test\_section\_type = keyword

This attribute is required. Types of test sections are:

```
logic
logic WRP
logic LBIST
flush
scan
channel scan
driver receiver
macro
IDDq
IEEE 1149.1 integrity
ICT stuck driver
ICT stuck driver diagnostic
ICT shorted nets log(n+2)
ICT shorted nets 2*logn
ICT shorted nets n+1
IOWRAP stuck driver
IOWRAP shorted nets log(n+2)
IOWRAP shorted nets 2*logn
IOWRAP shorted nets n+1
parametric
path
ecid
```

Test Vector Formats

■ test\_type = keyword

The keyword should be one of the following:

□ opcbist:

This type is used for test data applied by an on-product controller. The designation of "opcbist" is used by test compilers to recognize that some aspects of the test are programmed into the product; for example, the number of test iterations is stored in a BIST controller register. With OPCG, the timing of the tests is under control of the product, so a Test\_Section having a test\_type of opcbist will normally contain patterns that have the static format. Check with the manufacturer or test expert if you are unsure whether to use this keyword.

□ dynamic:

If the test\_type is not opcbist, and the Test\_Section contains any patterns in the dynamic format, the Test\_Section's test\_type is dynamic. Dynamic format patterns are patterns with a distinct launch and capture time frame, designed to create and capture transitions. Any patterns created with true-time test will be in dynamic format.

☐ static:

This is the test\_type if the Test\_Section is not opcbist and contains only static patterns.

This attribute is optional; the default is static.

■ pin\_timing

The presence of this attribute indicates the test section uses customized pin timings.

■ tester\_PRPGs

The presence of this attribute indicates that the test section contains tests which use pseudo-random pattern generators connected to the design's primary inputs.

■ product\_PRPGs

The presence of this attribute indicates that the test section contains tests which use pseudo-random pattern generators that are contained on the design itself, for example OPMISR block.

■ tester\_signatures

The presence of this attribute indicates that the test section contains tests which specify latch and primary output responses in terms of compressed signatures collected by signature registers connected to the design's primary outputs.

Test Vector Formats

■ product\_signatures

The presence of this attribute indicates that the test section contains tests which specify latch responses in terms of compressed signatures collected by signature registers contained on the design itself, for example, OPMISR signature registers.

■ simulated

The presence of this attribute indicates that the test data of this test section was simulated. The absence of this attribute indicates that the test data of this test section has not been simulated, or was exported then re-imported after simulation, so it may have been subject to manual edits. Read Vectors resets this attribute and therefore, it cannot be set manually.

Following is an example of a Test\_Section statement.

```
[ Test_Section 1.2 (tester_termination = 0, termination_domination = tester,
test_section_type = logic, test_type = dynamic);
    .
    .
    .
]Test_Section 1.2;
```

The 1.2 following Test\_Section indicates that this is the second test section in the first experiment.

The Test\_Sections within an experiment can be applied in any order. A Test\_Section is a collection of Tester\_Loops. A Test\_Section may also contain Keyed Data.

# Tester\_Loop

The term <code>Tester\_Loop</code> derives from its original usefulness in allowing a diagnostic program to apply the <code>Tester\_Loop</code> data repetitively for analysis. At the beginning of a <code>Tester\_Loop</code>, the design is assumed to be in an unknown internal state (all X). Within <code>EncounterTest</code>, <code>Tester\_Loops</code> often contain many more tests than a diagnostic procedure would want for looping, and the <code>Tester\_Loop</code> denotes only that the test contained therein can be used independently of tests in any other <code>Tester\_Loops</code>. Although it is guaranteed that <code>Tester\_Loops</code> can be applied independently of each other, often it is possible to apply even smaller sections of test data independently for diagnostic procedures. The <code>Tester\_Loop</code> statement has an attribute (procedures\_have\_memory) which indicates whether or not the <code>Test\_Procedures</code> that it contains may be applied independently of each other. Furthermore, the <code>Test\_Procedure</code> statement has a similar attribute which indicates whether or not the <code>Test\_Sequences</code> are independent of each other.

Test Vector Formats

Upon entry to a <code>Tester\_Loop</code> object in the test data, it may be important to ensure that the design has been placed into the appropriate test mode of operation. To this end, each <code>Tester\_Loop</code> begins with a special init <code>Test\_Procedure</code> whose purpose is to bring the design from the unknown state into the target test mode stability state. An <code>init</code> <code>Test\_Procedure</code> is always the first <code>Test\_Procedure</code> inside a <code>Tester\_Loop</code> and contains a single init type of <code>Test\_Sequence</code>. This init <code>Test\_Sequence</code> may either have been provided by user input during test mode definition or it may have been generated automatically by Encounter Test.

A Tester\_Loop has the following attributes:

■ procedures\_have\_memory

The presence of this attribute means that some test procedures within the  $tester\_loop$  may use state information resulting from the preceding test procedure. The omission of this attribute means that each  $Test\_Procedure$  assumes the design is in the state that was reached by the init  $Test\_Procedure$  (the first  $Test\_Procedure$  within the  $Tester\_Loop$ ), (i.e., the procedures are logically independent of each other).

■ ram\_init

This attribute indicates ram initialization is required by simulation to obtain and apply array initialization values.

■ accumulated\_signatures

The presence of this attribute indicates that signature events detected within the tester\_loop are accumulated from the start of the tester\_loop. This is similar in concept to the procedures\_have\_memory attribute in that the order of execution of the test procedures are executed is critical to achieving the correct expected value response from the design.

Following is an example of a Tester\_Loop statement.

The 1.2.1 following the Tester\_Loop indicates that this is the first Tester\_Loop in test section 1.2.

Tester\_Loops are numbered relatively within a Test\_Section for identification purposes.

Test Vector Formats

A Tester\_Loop is a collection of Test\_Procedures. A Tester\_Loop may also contain keyed data, Macro\_Tester\_Loop application objects, and TestSeqType objects.

#### **Test Procedure**

A Test\_Procedure is a collection of one or more test sequences. Unless otherwise stated by Test\_Procedure attributes, all the constituent test sequences have the same clocking structure (see the non-uniform\_sequences attribute below). Test procedures that are automatically created by Encounter Test will contain a maximum of 32 test sequences. This number of sequences is optimal for Encounter Test's high speed scan-based simulator (refer to Test Simulation Concepts in Encounter Test: Guide 6: Test Vectors for more information), which is capable of simultaneously simulating 32 uniform test sequences in a single pass.

A Test\_Procedure has the following attributes:

■ non-uniform\_sequences

The presence of this attribute means that the sequences in this test procedure do not have the same form. Such differences can include the addition or removal of one or more events, or changes to the clocks that are pulsed or stimulated. Each non-uniform sequence will have to be simulated independently, therefore, simulation times will increase when this attribute is present.

■ sequences\_have\_memory

The presence of this attribute means that some <code>Test\_Sequences</code> within the <code>Test\_Procedure</code> use state information resulting from the preceding <code>Test\_Sequence</code>. The omission of this attribute means that each <code>Test\_Sequence</code> assumes the design is in the state that was reached by the init <code>Test\_Procedure</code> (the first <code>Test\_Procedure</code> within the <code>Tester\_Loop</code>), (i.e., the sequences are logically independent of each other).

■ slow\_to\_turn\_off

The presence of this attribute indicates the tests are specifically generated to detect clock slow-to-turn-off faults. These dynamic faults cause the trailing edge of a clock pulse to arrive at a memory element later in time than it is supposed to. These tests require special treatment in the Encounter Test simulator. This attribute is automatically added by Encounter Test and should not be added or removed manually unless you require this special behavior from the simulator.

■ type

Two fundamental types of Test\_Procedure are supported:

Test Vector Formats

□ normal

Most Test\_Procedures are of this type, and have the function and content already described.

**Note:** If the *type* attribute is not specified in an imported TBDpatt file, the default type is *normal*.

□ init

This type of test procedure contains only the initialization sequence for the test mode. Such a test procedure should be the first appearing in the tester loop, and is followed by normal test procedures.

**Note:** While importing a set of vectors using <u>read\_vectors</u>, if a mode initialization test procedure and sequence are present, it should be identical to the mode initialization which has been defined for the given test mode. If the modes do not match, Encounter Test ignores the initialization procedure and replaces it with the one which has been defined for the test mode.

The Test\_Procedure has attributes that inform manufacturing of test coverage attained at given points in an experiment. The test coverage attributes apply only to the order listed in the TBDpatt file. If the test data is applied in any other order, these numbers are not accurate.

The following test coverage attributes are used:

■ static\_faults

This attribute gives the number of static faults uniquely detected in a Test\_Procedure in a logic Test\_Section.

■ iddq\_faults

This attribute gives the number of IDDq faults uniquely detected in a Test\_Procedure in an IDDq Test\_Section.

■ dynamic\_faults

This attribute gives the number of dynamic (transition) faults uniquely detected with a Test\_Procedure.

■ driverReceiver\_faults

This attribute gives the number of driver/receiver faults uniquely detected with a Test\_Procedure.

■ percent\_static\_faults

**Test Vector Formats** 

This attribute gives the percentage of static faults (# of static faults detected in this mode / total # of static faults) detected at this point in the experiment.

■ percent\_iddq\_faults

This attribute gives the percentage of IDDq faults (# of IDDq faults detected in this mode / total # of IDDq faults) detected by IDDq tests at this point in the experiment.

■ percent\_dynamic\_faults

This attribute gives the percentage of dynamic faults (# of dynamic faults detected in this mode / total # of dynamic faults) detected at this point in the experiment.

■ percent\_driverReceiver\_faults

This attribute gives the percentage of driver & receiver faults (# of driver & receiver faults detected in this mode / total # of driver & receiver faults) detected at this point in the experiment.

Following is an example of a Test\_Procedure statement.

The 1.2.1.3 following Test\_Procedure indicates that this is the third test procedure in Tester\_Loop 1.2.1.

A Test\_Procedure is a collection of one or more test sequences. A Test\_Procedure may contain keyed data and the following <u>Application Objects</u>.

- Macro\_Test\_Procedure
- Ignore\_Measures

The following is an example of Tester\_Loop and Test\_Procedure to specify that the test mode initialization sequence (modeinit) loads the required values into internal FF's (procedures\_have\_memory and sequences\_have\_memory) and into RAMs (ram\_init) within the design. If you are using a complicated initialization sequence as the base logic state for very specialized and focused pattern generation, warn Encounter Test that there are FF's and RAMS that have been loaded with required logic values.

```
TBDpatt_Format (mode=node, model_entity_form=name);
  [Experiment MBIST;
      [Test_Section (tester_termination=none, test_section_type=logic, test_type=static);
  [Tester_Loop(procedures_have_memory,ram_init);
  [Test_Procedure(sequences_have_memory);
  [Test_Sequence ();
  [Pattern(pattern type=static);
```

**Test Vector Formats** 

Event Pulse ():

#### Test\_Sequence

A Test\_Sequence is a sequence of test patterns geared toward detecting a specific set of faults (defects). Although a single Test\_Procedure can contain any number of test sequences, it is recommended to limit this number to 32 sequences and ensure that they are uniform. This is the optimum configuration for simulating with the high speed scan-based simulator of Encounter Test. A Test\_Sequence has the following attributes:

 $\blacksquare$  type = keyword

The type attribute is optional; the default value is normal. The type attribute identifies the test sequence as one of the following:

□ normal

This is the usual case, especially for stored-pattern tests.

☐ init

This test sequence type contains the initialization patterns for the test mode. This test sequence will appear as the only one within an init test procedure. For user-supplied vectors, this is expected to be identical to the initialization procedure that has already been created for the given test mode.

□ setup

This test\_sequence type contains only the initial events for the containing test procedure. Such a test sequence will appear only as the first test sequence within a test procedure. It is used for weighted random pattern testing to specify the signal weights and to initialize the product scan chains with their initial random values.

In general, the setup sequence is used when there is OPC (on-product clock or control) logic that requires initialization before running a series of normal <code>Test\_Sequences</code>. Except for its use in weighted random pattern and BIST testing, the setup sequence is useful only for initializing OPC latches.

□ loop

This is a type of test sequence that would be considered as normal except that it is applied repetitively. The number of repetitions is specified via the repeat attribute. This sequence type is used in situations such as random-pattern testing, where the hardware creating the test patterns and analyzing the output results can be controlled by repetitive events within the test sequence to create a non-repetitive result.

Test Vector Formats

#### miscompare

Identifies that one or more patterns in this test sequence contain an Expect or Measure event whose values did not agree with those predicted during simulation. Note that Measure events are used for comparisons when the simulation option Compare Measures is specified for the General Purpose Simulator. Read Vectors removes this attribute and, therefore, you cannot set it directly.

#### ■ repeat = n

Supplies the number of times this test sequence is to be repeated. This attribute is valid only on loop type test sequences. If type=loop is specified, then repeat=n must also be specified, where n is a positive integer.

#### ■ collapsible

This attribute directs the test generator to simplify the test sequence by collapsing the sequence into a single pattern or a small set of patterns. The collapsed version of the sequence is defined by patterns having the type collapsed appearing at the beginning of the sequence. The original patterns are kept, but not being of type collapsed, they can be ignored by subsequent applications wishing to process the collapsed form of the sequence.

Collapsing "removes" patterns that contain only pseudo primary input events, combines successive patterns containing <code>Wait\_Osc</code> events into a single <code>Wait\_Osc</code> event, and replaces <code>Channel\_Scan</code> events with the equivalent <code>Wait\_Osc</code> event. The result of collapsing is a single <code>Wait\_Osc</code> event for each running oscillator. As a result, no extra dead tester cycles will be set aside for these events.

If an application or test compiler is processing the collapsed form of sequences, this attribute tells it to ignore non-collapsed patterns in this sequence. If the sequence is not marked collapsible, then it should not contain any collapsed patterns, and all patterns should be processed normally.

#### extra\_release\_capture

This attribute directs the test compiler to recognize and use the Apply\_Release\_Capture event, which will appear in a non-loop pattern near the end of the sequence. If this attribute does not appear on the Test\_Sequence, then any Apply\_Release\_Capture event would be used only by diagnostics routines, and ignored when running the full test to collect the final signature.

#### **Audit Attributes**

These attributes are set by Encounter Test. While reading vectors, all audit information is reset as described below. Audit information is kept for any Force events contained in the

**Test Vector Formats** 

sequence and for any pseudo PI events contained in the sequence as well as additional audit information.

This audit information is expressed in TBDpatt format by the following attribute keywords:

- Forces\_unverified,
- Forces\_verified, Forces\_bad

One of these will be present if Force events are found within this sequence definition

**Note:** Forces\_verified indicates that the simulation has verified that the force events in this sequence are redundant because the forced nets were already at the values indicated in the Force event and remained there throughout the processing of the hold parameter, without requiring any special processing.

- PPI\_unverified,
- PPI verified,
- PPI\_bad

One of these will be present if Pseudo-PI events are found within this sequence definition or if this is not a modeinit sequence definition and there are any Pseudo-PIs defined for this test mode with stability values (TIs, TCs, or clocks). Note that the stability pins (and stability pseudo PIs) are always assumed to be at their stability states after the mode initialization sequence has been applied.

■ Failed\_verification

This flag is set if Verify On Product Clock Sequences was run on this sequence definition and some check (unique to the sequence verifier) failed.

■ Invalid\_oscillator

This flag is set if any Start\_Osc, Stop\_Osc, or Wait\_Osc event is found on a pin that is neither a clock nor oTl.

Following is an example of a Test\_Sequence.

The 1.2.1.1.1 following Test\_Sequence indicates that this is the first test sequence in test procedure 1.2.1.1.

Test Vector Formats

A Test\_Sequence contains an ordered collection set of Patterns. A Test\_Sequence may also contain keyed data and the following <u>Application Objects:</u>

- Macro\_Test\_Sequence
- Timing\_ID
- SeqDef

If this test sequence has been timed, the <code>SeqDef</code> and <code>Timing\_ID</code> refer to the timing data for this test sequence's dynamic pattern. For a <code>Test\_Sequence</code> to have an associated set of timings, it must contain a dynamic pattern. Only one dynamic pattern is allowed within a <code>Test\_Sequence</code>.

#### **Pattern**

A pattern is an ordered set of events. A typical pattern is intended to contain all the events to be applied within one tester cycle. In the absence of timing data, multiple events within the same pattern must be applied to the design in the order found in the test data stream. In the case of a timed delay test (pattern\_type=dynamic), if the containing sequence has a timing\_ID, then the timings from the referred-to timing data will be used, which may change their relative order of application. Pattern has these attributes:

miscompare

Identifies whether or not this pattern contains an Expect or Measure event whose values did not agree with those predicted during simulation. Note that Measure events are used for comparisons when the simulation option Compare Measures is specified for the General Purpose Simulator.

■ pattern\_type = keyword

Indicates the type of pattern, and is one of the following:

- □ static a typical pattern used in the application of static tests.
- dynamic a pattern that contains a separate launch and capture time frame used to excite and detect transition defects. Dynamic patterns use custom timing if a Timing\_ID exists. Only one dynamic pattern is allowed within a Test\_Sequence.
- begin\_loop a pattern that denotes the beginning of a loop. The only event that should appear within this pattern is Repeat. This is one of two ways to specify loops within TBD. The other is by use of the loop type of test sequence.

An example of a begin loop:

```
[Pattern 5 (pattern_type = begin_loop);
   Event 5.1 Repeat (): 3;
```

Test Vector Formats

```
]Pattern 5;
[Pattern 6;
  Event 6.1 Pulse:
  "MASTERCLK(0)"=+;
  ]Pattern 6;
[ Pattern 7 (pattern_type = end_loop);
  ] Pattern 7;
```

- end\_loop A pattern that denotes the end of a loop. This pattern should not contain any events.
- collapsed A Test\_Sequence that is collapsible, will contain one or more collapsed patterns. A test data compiler can process either the collapsed form of the sequence or the uncollapsed form. In processing the collapsed form, only patterns that have the collapsed attribute are processed, up to the first nonloop pattern. In processing the uncollapsed form of the sequence, the collapsed patterns are skipped, and all other patterns are processed.

The collapsing process currently supported by Encounter Test consists of counting the number of oscillator pulses applied through one iteration of the test sequence loop, including the scan operation, and representing this number in a Wait\_Osc event in a single collapsed pattern.

non\_loop - A loop type Test\_Sequence may contain patterns at the end that are not part of the loop. The pattern containing BIST or WRPT signatures is in this category. The first pattern within a loop test sequence that is actually outside the range of the loop must be type non\_loop.

The pattern\_type attribute is optional; the default is static.

Following is an example of a Pattern statement.

```
[ Pattern 1.2.1.3.1.5 (pattern_type = dynamic);
    .
    .
    .
]Pattern 1.2.1.3.1.5;
```

The 1.2.1.3.1.5 following Pattern indicates that this is the fifth pattern in test sequence 1.2.1.3.1.

#### **Event**

An event is a container for stimulus and response test data and any other data for which ordering is important.

Events are contained in pattern blocks, and appear in the same order as they occurred in the simulation.

Test Vector Formats

An event may have attributes, depending on its type.

timed\_type

Several events share the  $timed_type$  attribute. These are tags that are added to events to describe the intentions of a particular event with respect to launching, propagating, or capturing a transition fault. They are not required for delay test sequence events but can be useful for informational purposes. For non-transition test patterns,  $timed_type$  should be unspecified or none, which is the default value. This attribute has the following values:

□ none

The timed\_type attribute is unspecified or this particular event does assume the time at which it occurs. This may occur on timed delay test dynamic patterns, but does not necessarily indicate that the event is independent of timing. It only indicates that this extra information was not provided.

release

This event triggers a transition for a delay test.

propagate

This event occurs during a timed test between the release and capture events.

capture

This event ends the timed portion of the test by capturing the result. This may be a clock pulse that strobes the data input to some latch or flip-flop, or a primary output measure (where the strobing occurs in the tester).

The Signature events share the following attributes:

#### ■ iteration

Specifies a number (as iteration=n) which tells how many repetitions of the containing test sequence are needed to obtain the signature. This allows premature termination of the test sequence for the purpose of obtaining intermediate signatures for diagnosing failures. When n equals the Repeat count on the test sequence, then this is the signature at the end of the test sequence when no test sequence cycles were skipped.

■ fast forward

Specifies that the signature is the signature at the end of the current test sequence when the ineffective test sequence cycles were skipped. The effective test sequence cycles are specified by the Effective\_Cycle\_Mask event. Intermediate signatures are not

**Test Vector Formats** 

supplied for fast forward, and therefore this attribute is not accepted in combination with the iteration=n attribute.

#### ■ final

Specifies that this is the end of the test; no more test sequences or test procedures follow within the containing tester loop. If this signature is ignored, the test results will be lost.

Either iteration or fast\_forward must be specified; final is specified only where required.

The following table lists the events that Encounter Test provides:

Event Type	Applied To	Event Name
Physical simulation	All architectures	<u>Pulse</u>
events		Stim_Clock
		Stim_PI
		Stim Pl Plus Random
	WRP/LBIST	PI Weight
		Pulse_Tester_PRPG_Clocks
		Pulse_Tester_SISR_Clocks
Non-physical		<u>Force</u>
(simulation-only) events		Internal Response
		Pulse_PPI
		Release
		Stim PPI
		Stim_PPI_Clock
Measure		Measure_Current
operations		Measure_PO

**Test Vector Formats** 

Placeholder		<u>Dummy Skewed Scan Unload</u>
Events (for custom test vector		Dummy Scan Load
definitions)		Dummy_Scan_Unload
		<b>Dummy Skewed Scan Load</b>
		Put_Stim_PI
Custom Scan	All	<u>Apply</u>
Protocol Definition (may only be used within Define_Sequence constructs)		Set_Scan_Data
	Full scan	Measure Scan Data
	OPMISR/OPMISR+	Set_CME_Data
		Set CMI Data
		Measure_MISR_Data
	XOR compression	Set_CME_Data
		Set_CMI_Data
		Measure Scan Data
	On-Product Clocking	Load OPCG Controls
	Control	Pulse_PPI
		Set_OLI_Data
		Start Osc
		Stop_Osc
		Wait_Osc
Diagnostic aids (LSSD)	OPMISR/OPMISR+	<u>Diagnostic Skewed Scan Unloa</u> <u>d</u>
		Diagnostic_Scan_Unload
	GSD	
_		Diagnostic Scan Unload

**Test Vector Formats** 

	XOR compression	<u>Diagnostic Skewed Scan Unloa</u> <u>d</u>
		Diagnostic Scan Unload
Diagnostic aids (WRP/LBIST)		<u>Latch Values</u>
Masking	WRP/LBIST	Effective_Cycle_Mask
operations		Tester SISR Mask
	OPMISR/OPMISR+	Effective Cycle Mask
		<u>Fix_MISR</u>
		Load_Channel_Masks
		Use Channel Masks
	XOR compression	Effective Cycle Mask
		Load_Channel_Masks
		Use_Channel_Masks
Test Data		Internal_Response
Migration / Core test operations		Internal Scan Load
Scannable Flop		Channel Scan
Shift/Load/Unload operations (WRP/		Connect_Tester_PRPG
LBIST)		<u>Latch_Weight</u>
		Product PRPG Signature
		Tester_PRPG_Seed
		Tester_PRPG_Signature
		Tester SISR Seed

**Test Vector Formats** 

•	Full/partial scan	Skewed Scan Unload
Shift/Load/Unload operations (WRP/		Skewed_Unload_SR
LBIST)		Compact_Scan_Load
		Compact Skewed Scan Load
		Dummy Skewed Scan Unload
		Dummy Scan_Unload
		Dummy Scan Load
		Dummy Skewed Scan Load
		Load SR
		Skewed Load SR
		Scan_Load
		Scan_Unload
		Skewed Scan Load
		<u>Unload_SR</u>
	OPMISR/OPMISR+	Channel_Scan
		Compact_Scan_Load
		Compact Skewed Scan Load
		<u>Diagnostic Skewed Scan Unloa</u> <u>d</u>
		Diagnostic Scan Unload
		Dummy Scan Load
		Dummy Skewed Scan Load
		Product_MISR_Signature
		Scan_Load

**Test Vector Formats** 

	XOR compression	Skewed Compressed Output St ream
		Compact Scan Load
		Compressed_Input_Stream
		Skewed Compressed Input Stre am
		Compressed Output Stream
		Dummy Skewed Scan Unload
		Dummy_Scan_Unload
		Dummy Scan Load
		<b>Dummy Skewed Scan Load</b>
		Diagnostic_Scan_Unload
		Load_SR
		Skewed Load SR
		Scan_Load
		Skewed_Scan_Load
Scannable Flop	Full/partial scan	Compact_Scan_Load
Shift/Load/Unload operations (GSD)		Dummy Scan Load
		Dummy_Scan_Unload
		Load_SR
		Scan Load
		Scan_Unload
		<u>Unload_SR</u>

**Test Vector Formats** 

OPMISR/OPMISR+	<u>Channel Scan</u>
	Compact_Scan_Load
	Diagnostic_Scan_Unload
	Dummy Scan Load
	Product_MISR_Signature
	Scan_Load
XOR compression	Compact_Scan_Load
	Compressed Input Stream
	Compressed_Output_Stream
	Diagnostic Scan Unload
	Dummy Scan Load
	Dummy Scan Unload
	Load_SR
	Scan Load

A description of each event is covered in later sections.

# **Apply**

This event invokes a <code>Define\_Sequence</code> by specifying the name of the sequence. It is similar in concept to a subroutine in a structured programming language. This event has no attributes.

# Example:

```
Event 6.1.1 Apply (): Scan_Preconditioning_Sequence;
```

Apply events are legal for all Define\_Sequence types and the following additional contexts:

- scanop sequences
- scansection sequences
- Channel\_Mask\_Load\_Sequence
- MISR\_Mask\_Load\_Sequence

**Test Vector Formats** 

**Note:** While Apply events are allowed in all Define\_Sequence types, any pattern that contains one or more Apply events cannot contain other event types.

The Define\_Sequence types that are being applied must either have already been imported or existing previously in the TBDseqPatt being imported.

All Apply events that are not part of the scan operation are removed and the patterns of the sequence being applied are inserted. The Define\_Sequence name and the date/time of its last update is saved on the first inserted pattern. All other inserted patterns store the Define\_Sequence type of the expanded Apply.

The following table shows the use of the Apply event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST		Χ	
	OPMISR/OPMISR+		X	
	XOR Compression		X	
	Full/Partial Scan		X	
GSD	WRP/LBIST		X	
	OPMISR/OPMISR+		X	
	XOR Compression		Χ	
	Full/Partial Scan		Χ	

# Apply\_Release\_Capture

This event causes the release-capture portion of the test sequence to be applied. The release-capture portion of the test sequence is defined as all patterns and events from the beginning of the sequence up to but not including the Channel\_Scan event (or the first non\_loop pattern, whichever comes first). The release-capture sequence is automatically provided to the processing application through Encounter Test API. The release-capture sequence is provided in either uncollapsed form or (if the sequence has the collapsible attribute) the collapsed form.

If the containing Test\_Sequence does not have the <code>extra\_release\_capture</code> attribute, the <code>Apply\_Release\_Capture</code> event may be skipped at the discretion of the processing application.

**Test Vector Formats** 

# Example:

```
Event 1.1.1.2.2.6.1 Apply Release Capture ();
```

**Note:** Release-capture is not a typical user operation and its use requires expert knowledge of Encounter Test and its API interface.

The following table shows the use of the Apply\_Release\_Capture event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			X
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			X
GSD	WRP/LBIST			X
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			X

#### Begin\_Test\_Mode

This event denotes entry into the specified test mode and implies the establishment of the stability state for the specified test mode. When exporting the data out of the Encounter Test environment, this event should be interpreted as an invocation of the modeinit sequence for the specified test mode. Subsequent to this event, until the end of the current test sequence all scan operations (Scan\_Load, Scan\_Unload) apply to the specified test mode, and if using the vector format, the vector correspondence lists for this test mode are used to interpret the data. This event has no attributes.

#### Example:

```
Event 1.1.1.1.25.1 Begin Test Mode (): lssd static;
```

Restriction: This event is allowed only within a modelnit sequence definition or an init type of test sequence.

*Also note* that IBM's TDS/6000 system differs from Encounter Test processing in that it does not simulate the Parent Mode Initialization sequence. This should not be a concern if you

**Test Vector Formats** 

have a normal mode initialization, however for complex resets of the chip, this should be added to the child's Mode Init immediately following the Begin\_Test\_Mode event to ensure TDS/6000 software places the patterns in the file.

The following table shows the use of the Begin\_Test\_Mode event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Х		type=init
	OPMISR/OPMISR+	Х		type=init
	XOR Compression	Х		type=init
	Full/Partial Scan	Х		type=init
GSD	WRP/LBIST	Х		type=init
	OPMISR/OPMISR+	Х		type=init
	XOR Compression	Х		type=init
	Full/Partial Scan	Х		type=init

#### **Channel Scan**

This event is used in connection with Weighted Random Pattern (WRP), LBIST, and OPMISR-based testing to specify when the scan operation is to take place. Refer to Appendix A, "Scan Operation," for a diagram.

This event may be qualified by the following attribute keywords; any combination (or none) of these may be present:

#### ■ block\_signature\_register

No tester SISRs are to be clocked during the scan; normally (in the absence of this attribute), the tester SISR connected to each scan chain output is clocked at each cycle of the scan operation. If there are any on-board MISRs (indicated by the presence of a product\_signatures attribute on the test section), then there must be one or more MISR Enable (ME) primary inputs that are used to block the functioning of these MISRs. This blocking is accomplished by inverting the value on the ME inputs when the scan preconditioning sequence is applied. The block\_signature\_register attribute is specified when the channel scan is used to initialize the scan chains. This prevents unknown (unpredictable) signals from being shifted into the SISRs or MISRs.

Test Vector Formats

#### ■ fast\_forward

This is a signal that the channel scan is run in the *fast forward* mode; that is, it includes operations that save the PRPG states into PRPG save registers, restore the PRPG states from PRPG save registers, and for tester PRPGs, a PRPG clock pulse. If the test section has either the <code>fast\_forward</code> attribute or <code>fast\_forward\_sequences</code> attribute, the restore operation occurs first (preceding the actual channel scan). If the test section has the <code>fast\_forward\_pins</code> attribute, then the restore operation occurs on the last cycle of the channel scan. The tester PRPG manipulations (restoring, incrementing, saving) always occur first. The PRPG save operation for on-product PRPGs (LBIST) is positioned within the channel scan operation such that the state of the PRPG after n+1 scan cycles is saved (where <code>n</code> is the number of tests to be skipped). None of these operations appear explicitly in <code>TBDpatt</code> or Vectors, but are specified implicitly by this attribute.

■ fast\_forward\_save

This is a signal that the channel scan is run in the fast forward mode (see the fast\_forward channel\_scan attribute), but excluding the restore operation at the beginning of the channel scan. If the test section has the fast\_forward\_pins attribute, then the restore operation occurs in its place on the last channel scan cycle for both fast\_forward and fast\_forward\_save channel scans.

■ skewed load

Causes an extra A shift clock pulse to be applied at the end of the scan operation, resulting in the two latches of each SRL being set to independent values.

■ skewed\_unload

Causes an extra B shift clock pulse to be applied at the beginning of the scan operation. The effect is to unload the B\_SHIFT\_CLOCK measure latches (L1s in an LSSD design). When this attribute is absent, the representative measure latches (RMLs) are observed (these are L2s in an LSSD design).

#### Example:

```
Event 1.1.1.1.28.1 Channel_Scan (block_signature_register, skewed_load,
skewed unload);
```

 $\blacksquare$  padding\_cycles=n

Specifies whether the channel\_scan must have n cycles of padding with all zeros applied to the scan-in pins before applying the scan-in data for the next test. By default, padding\_cycles=0 so there are no padding cycles unless required.

overlap=yes no

Test Vector Formats

Specifies whether overlapping with the next scan-in is allowed. Refer to <u>"Overlapped/Non-Overlapped Scans"</u> on page 169 for additional information.

The following table shows the use of the Channel\_Scan event

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			X
	OPMISR/OPMISR+			Χ
	XOR Compression			
	Full/Partial Scan			
GSD	WRP/LBIST			X
	OPMISR/OPMISR+			X
	XOR Compression			
	Full/Partial Scan			

# Compact\_Scan\_Load

This event is a compact form of the <code>Scan\_Load</code> event which is used to scan in latch values. This is the form that is generated by Automatic Test Pattern Generation since it can significantly reduce the size of the <code>Vectors</code>. Use of the <code>Compact\_Scan\_Load</code> for manual patterns may also reduce the size of the <code>Vectors</code> created during Read Vectors as well as the <code>Vectors</code> resulting from simulation. The values specified are the same as for the <code>Scan\_Load</code> event.

For information on the Scan Load event, refer to Scan Load on page 83.

The default\_value attribute for Compact\_Scan\_Load has 2 more values than it does for Scan\_Load:  $default_value=0 | 1 | X | scan_0 | scan_1 | random | repeat$ . If  $default_value=random$ , you also need to specify the seed=value attribute; where the value is the seed for the randomly generated fill values.

If you are writing manual patterns, it is recommended that you:

1. Use Compact\_Scan\_Load rather than Scan\_Load whenever any of the latch values are not explicitly specified. In the rare instance that every latch value is explicitly specified Scan\_Load is actually more compact than Compact\_Scan\_Load.

Test Vector Formats

- **2.** Do not specify the default\_value or seed. The vector will be filled with the correct values based on your specification of latchfill and latchfillstatic/latchfilldynamic during Test Simulation (TGResim).
- **3.** The latch values may be specified using:
  - expanded vector format latch values are specified as a string of values, one for every RSL in the order specified in the vector correspondence. Unspecified values are represented with a ".".

# For example:

```
Event 1.1.1.2.6.1.1 Compact_Scan_Load():
0....;
```

node list format - latch values are specified with rslname=value; where rslname is the name of the RSL latch primitive block, or a pin/net that can be traced back to the RSL's latch primitive block without any ambiguity. Unspecified latches are not included in the list. For example:

```
Event 1.1.1.2.6.1.1 Compact_Scan_Load():
latch1 block name=0;
```

unexpanded vector format - latch values are specified as string(s) of values. Each string represents one word, 32 latch values, in flatmodel index order. The words are numbered starting with 0. This format is how the <code>Compact\_Scan\_Load</code> events are actually stored in the Vectors and is the most compact form. It is difficult to decipher and is intended for use by Encounter Test development. However, it may be useful if you are editing the patterns from a large Vectors file and you don't need to change any latch values. For example:

```
Event 1.1.1.2.6.1.1 Compact_Scan_Load():
0=..0...;
```

#### **Notes**

- The same latch is set to 0 in all three examples.
- The TBDpatt\_format mode=*value* setting doesn't matter.

The following table shows the use of the Compact\_Scan\_Load event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			

**Test Vector Formats** 

	OPMISR/OPMISR+	Х
	XOR Compression	Х
	Full/Partial Scan	Х
GSD	WRP/LBIST	
	OPMISR/OPMISR+	Х
	XOR Compression	Х
	Full/Partial Scan	X

# Compact\_Skewed\_Scan\_Load

This event is analogous to the <code>Compact\_Scan\_Load</code> event with the exception that it is the compact version of the <code>Skewed\_Scan\_Load</code> event. See <a href="Compact\_Scan\_Load">Compact\_Scan\_Load</a> on page 50 and <a href="Skewed\_Scan\_Load">Skewed\_Scan\_Load</a> on page 96.

The following table shows the use of the Compact\_Skewed\_Scan\_Load event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			X
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

#### **Compressed Input Stream**

This event lists values for all scan-in (SI) pins for every scan cycle. The values specified are the same as for the Scan\_Load event, but should be all 0 or 1 (no X values) by the time this event is being sent to a tester; however, unlike the Scan\_Load event, there is no need to prepad short scan chains with zeros since any padding is already built into the supplied values.

**Test Vector Formats** 

For information on the Scan\_Load event, refer to Scan\_Load on page 83.

The following table shows the use of the Compressed\_Input\_Stream event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			Х
	Full/Partial Scan			
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			X
	Full/Partial Scan			

# Compressed\_Output\_Stream

This event lists values for each Scan\_Out (SO) or Misr\_Observe (MO) pin for every scan cycle. Values include 0/1/X. The attribute overlap=no indicates overlapping with the next scan-in is disallowed and the values provided in the event were computed with the assumption that the scan-in (SI) pins will bet set to zeros (0) for all scan cycles. The imported attribute indicates the data was imported from a foreign pattern source (IEEE 1450 STIL).

Refer to "Overlapped/Non-Overlapped Scans" on page 169 for additional information.

The following table shows the use of the Compressed\_Output\_Stream event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			
-	XOR Compression			X
	Full/Partial Scan			

**Test Vector Formats** 

GSD	WRP/LBIST	
	OPMISR/OPMISR+	
	XOR Compression	Х
	Full/Partial Scan	

#### **Connect Tester PRPG**

This event is used in weighted random pattern (WRP) testing to specify that the indicated primary inputs are to receive pseudo-random values. The associated tester PRPGs are assumed to have been initialized by some previous <code>Tester\_PRPG\_Seed</code> event. WRP testing assumes that all non-clock primary inputs that are not being held to a constant value are to receive pseudo-random values. Therefore, the <code>Connect\_Tester\_PRPG</code> event is used only when the PRPG(s) has been temporarily disconnected to apply some deterministic value to the primary input(s) via the <code>Stim\_PI</code> event. This event has the <code>timed\_type</code> attribute.

#### Example:

```
Event 1.1.1.1.36.1 Connect_Tester_PRPG ():
"Pin.f.l.lsrfh0b.nl.a1"
"Pin.f.l.lsrfh0b.nl.a2";
```

The following table shows the use of the Connect Tester PRPG event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	X		
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			
GSD	WRP/LBIST	X		
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

Test Vector Formats

# Diagnostic\_Skewed\_Scan\_Unload

This event, along with a corresponding <code>Diagnostic\_Scan\_Unload</code>, is used to store the values for all <code>B\_SHIFT\_CLOCK</code> measure latches (BMLs) and <code>B\_SHIFT\_CLOCK</code> cell latches (BCLs) after the initial clock pulse. The format of this event is similar to the <code>Skewed\_Scan\_Unload</code> event, however a <code>Diagnostics\_Observe</code> sequence must be applied before expect data can be scanned out to be observed on the tester.

Refer to the following for related information:

- "Skewed Scan Unload" on page 92
- "Diagnostic\_Scan\_Unload" on page 55
- "Define Sequence" on page 111

The following table shows the use of the Diagnostic\_Skewed\_Scan\_Unload event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

# Diagnostic\_Scan\_Unload

This event, along with a corresponding <u>Diagnostic Skewed Scan Unload</u>, is used to store the values for all representative measurable latches (RMLs) and representative cell latches (RCLs) after the initial clock pulse. The format of this event is similar to the <u>Scan Unload</u> event, however a Diagnostics\_Observe sequence must be applied before expect data can be scanned out to be observed on the tester.

#### Example:

**Test Vector Formats** 

```
Event 1.1.1.2.1.4.1 Diagnostics Scan Unload ():
```

Refer to the following for related information:

- "Diagnostic Skewed Scan Unload" on page 55
- <u>"Scan\_Unload"</u> on page 71
- <u>"Define\_Sequence"</u> on page 111

The following table shows the use of the Diagnostics\_Scan\_Unload event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			X
	XOR Compression			Х
	Full/Partial Scan			
GSD	WRP/LBIST			
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			

# Dummy\_Skewed\_Scan\_Unload

This event is used as a place holder by Encounter Test. When importing sequence definitions of type test during Test Mode creation you must use <code>Dummy\_Skewed\_Scan\_Unload</code> events instead of real <code>Skewed\_Scan\_Unload</code> events because Encounter Test has not yet defined the scan chains at the time the sequence definitions are being read in during Test Mode definition processing. This event can also be used within manual patterns as a space saving device. Actual measured values can not be determined until the input patterns are simulated. During simulation Encounter Test will convert all <code>Dummy\_Skewed\_Scan\_Unload</code> events to real <code>Skewed\_Scan\_Unload</code> events.

#### Example:

```
Event 1.1.1.1.3.1 Dummy Skewed Scan Unload ();
```

Refer to <u>"Skewed Scan Unload"</u> on page 92 for more information.

**Test Vector Formats** 

The following table shows the use of the Dummy\_Skewed\_Scan\_Unload event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			·
	OPMISR/OPMISR+			·
	XOR Compression	Χ		X
	Full/Partial Scan	Χ		X
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

# Dummy\_Scan\_Unload

This event is used as a place holder by Encounter Test. When importing sequence definitions of type test during Test Mode creation you must use <code>Dummy\_Scan\_Unload</code> events instead of real <code>Scan\_Unload</code> events because Encounter Test has not yet defined the scan chains at the time the sequence definitions are being read in during Test Mode definition processing. This event can also be used within manual patterns as a space saving device. Actual measured values can not be determined until the input patterns are simulated. During simulation Encounter Test will convert all <code>Dummy\_Scan\_Unload</code> events to real <code>Scan\_Unload</code> events.

#### Example:

```
Event 1.1.1.1.3.1 Dummy Scan Unload ();
```

Refer to "Scan Unload" on page 71 for more information.

```
Event 1.1.1.1.3.1 Dummy Scan Unload ();
```

The following table shows the use of the Dummy\_Scan\_Unload event:

Mode initialization	Custom scan protocol	Test pattern sequences
------------------------	----------------------------	------------------------

**Test Vector Formats** 

LSSD	WRP/LBIST		
	OPMISR/OPMISR+		
	XOR Compression	Х	X
	Full/Partial Scan	Х	X
GSD	WRP/LBIST		
	OPMISR/OPMISR+		
	XOR Compression	Х	X
	Full/Partial Scan	Χ	X

# Dummy\_Scan\_Load

This event is used as a place holder by Encounter Test. When importing sequence definitions of type test during Test Mode creation you must use <code>Dummy\_Scan\_Load</code> events instead of real <code>Scan\_Load</code> events because Encounter Test has not yet defined the scan chains at the time the sequence definitions are being read in during Test Mode definition processing. When the sequence definitions are actually used by Encounter Test, the <code>Dummy\_Scan\_Load</code> events will be converted to real <code>Scan\_Load</code> events.

This event has no attributes.

# Example:

```
Event 1.1.1.1.3.1 Dummy Scan Load ();
```

Refer to <u>"Scan\_Load"</u> on page 83\_for more information.

The following table shows the use of the Dummy\_Scan\_Load event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+	Χ		X
	XOR Compression	Χ		X
	Full/Partial Scan	Χ		X

**Test Vector Formats** 

GSD	WRP/LBIST		
-	OPMISR/OPMISR+	Χ	X
	XOR Compression	X	X
	Full/Partial Scan	Χ	X

# Dummy\_Skewed\_Scan\_Load

This event is used as a place holder by Encounter Test. When importing sequence definitions of type test during Test Mode creation you must use <code>Dummy\_Skewed\_Scan\_Load</code> events instead of real <code>Skewed\_Scan\_Load</code> events because Encounter Test has not yet defined the scan chains at the time the sequence definitions are being read in during TestMode definition processing. When the sequence definitions are used by Encounter Test the <code>Dummy\_Skewed\_Scan\_Load</code> events will be converted to real <code>Skewed\_Scan\_Load</code> events.

This event has no attributes.

# Example:

```
Event 1.1.1.1.3.1 Dummy Skewed Scan Load ();
```

Refer to "Skewed\_Scan\_Load" on page 96 for more information.

```
Event 1.1.1.1.1.3.1 Dummy_Scan_Unload ();
```

The following table shows the use of the Dummy\_Skewed\_Scan\_Load event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+	Χ		X
	XOR Compression	Χ		X
	Full/Partial Scan	Χ		X
GSD	WRP/LBIST			
	OPMISR/OPMISR+	Χ		X
	XOR Compression	X		Χ
	Full/Partial Scan	X		Χ

Test Vector Formats

# Effective\_Cycle\_Mask

This event contains a bit string that tells which iterations of the containing test sequence should be applied in fast forward mode. If the i-th bit in this string is 1, then the i-th iteration of the test sequence should be applied; if the i-th bit is 0, then the channel scan event and all Pulse Tester SISR Clocks events are skipped during the i-th iteration of the test sequence. The mask is written as a hexadecimal string. This event has no attributes.

#### Example:

```
Event 1.1.1.1.34.2 Effective Cycle Mask (): FEF3BFF ECA3F7E3 6241A0B4 980500C0 24200090 00040020 3010C600 00044002 0200810 00601000 20001000 00104000 00200A40 00102100 00004010 00020052 08020000 00406000 00000000 00000100 ;
```

The following table shows the use of the Effective\_Cycle\_Mask event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			X
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			
GSD	WRP/LBIST			X
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			

# **Expect**

This event specifies expected values for a set of nodes. The nodes may be internal nets or primary inputs or primary outputs. This event has the timed\_type attribute. The expect event may contain data for resimulation or diagnostics. The diagnostics describe possible defects in terms of a failure node and a specific pin or net.

#### Example:

```
Event 1.1.1.1.7.1 Expect ():
```

**Test Vector Formats** 

```
"Pin.f.l.lsrfh0b.nl.a5"=1
"Pin.f.l.lsrfh0b.nl.a3"=1
"Pin.f.l.lsrfh0b.nl.a9"=1;
    Detected_fault:

SDT on Driver Pin "00"
SNT on Net "srf10hm.s30"
SNT on Net "srf10hn.s30";
```

The following table shows the use of the Expect event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Χ		X
	OPMISR/OPMISR+	Χ		X
	XOR Compression	Χ		X
	Full/Partial Scan	Χ		X
GSD	WRP/LBIST	Χ		X
	OPMISR/OPMISR+	Χ		X
	XOR Compression	X		X
	Full/Partial Scan	Χ		X

#### Fix\_MISR

This event is used to modify a prior test's Product\_MISR\_Signature event. It specifies a value to be XORed with a prior test's MISR values to take into account how the overlapping of the scan operation for this test will influence the prior test's MISR signature. This is intended to allow Test\_Sequences to be easily reordered. The format of this object is similar to the Product MISR Signature event in that it contains values for each (observable) MISR.

#### Example:

```
Event 1.1.1.3.1.2.1 Fix_MISR: 030A0200;
```

**Test Vector Formats** 

The following table shows the use of the Fix\_MISR event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+	X		X
	XOR Compression			
	Full/Partial Scan			
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

#### **Force**

This event is a declaration about the state of an internal node (often this will be a latch). It allows a user to force a value on the internal net directly. There are many instances where this may be useful. Some examples are:

- Logic has been pruned from the design model so the simulator does not know the complete behavior.
- A long or complicated initializing sequence is required to produce the state, but simulation of this sequence has been bypassed to save execution time.
- The design is not initializable. A frequency divider is one example of a case where it is valid to make an assumption about the initial state even though the initial state is unpredictable.
- The power-on state is predictable.

The Force event specifies a list of nodes and a value for each.

The Force event should be used with caution, and its proper use requires familiarity not only with the design and its function, but also with the way latches are modeled for Encounter Test. In particular, edge-triggered flip-flops are modeled with a pair of latches in tandem, and one of these latches always has its clock "on." If the Force is applied to the latch whose clock is "on" at that point, then the value may be lost before the clock is again pulsed.

Test Vector Formats

This event has one attribute, hold. If hold is specified, the value will persist on the specified node continually until a Release event is specified for this node, or until the design is reset, as it might be at a test sequence. If hold is not specified, then the forced value persists in simulation until the design is stabilized. Then the simulator immediately processes a "virtual" release event for the node. See "Release" on page 82 to find out what the simulator does when processing a release event.

# Example:

```
Event 1.1.1.1.1.4.1 Force ():
"Block.f.l.lsrfh0b.nl.opcg1.srfh10m.021"=0
"Block.f.l.lsrfh0b.nl.opcg1.srfh10n.021"=0;
```

The following table shows the use of the Force event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	X	Χ	Х
	OPMISR/OPMISR+	X	Χ	X
	XOR Compression	X	Χ	X
	Full/Partial Scan	X	Χ	X
GSD	WRP/LBIST	X	Χ	X
	OPMISR/OPMISR+	X	Χ	X
	XOR Compression	Χ	Χ	X
	Full/Partial Scan	X	Χ	X

#### **Internal Response**

This event specifies the waveform for a single net within the containing pattern. This event is typically an output of simulation and is used as input to the waveform display tool. The event identifies a net and a series of time = value pairs that describe the behavior of the net during the pattern. A time zero value is always provided and is followed by a time = value pair for each change on the net. The time units are in picoseconds. This event has no attributes.


#### Example:

```
Event 1.1.1.1.36.2 Internal_Response (): "Pin.f.l.lsrfh0b.nl.srf10hd.aa000aa10"; Time 0 = 0
```

**Test Vector Formats** 

Time 
$$1 = x$$
  
Time  $2 = 1$ ;

The internal response values are described in the following diagram. The five horizontal lines represent single logic values. H is a weak 1, L is a weak 0. The ten vertical lines are different types of unknown values: An A is 1 or H; an N is Z, L or 0; etc.



The following table shows the use of the Internal\_Response event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			X
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			X
GSD	WRP/LBIST			X
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			X

#### Internal\_Scan\_Load

This event lists the values that will be loaded into all flop scan cells as a result of preceding events. This may be used with unknown compression mechanism to denote what values end up in the scan cells as a result of applying all of the preceding events. This event is used by

Test Vector Formats

simulators and will not be included in any tests converted to another pattern format (WGL, STIL).

#### **Notes**

- 1. If using the node/name format of TBDpatt, scan cells may be identified by either referencing the primitive block or output pin name directly or by referencing the containing cell output pin name if there is no fan-in along the path from the primitive pin to the cell pin.
- 2. If you are not explicitly specifying values for all scan cells, the compact version of this event should be used to achieve a reduction in the size of the Vectors file that results from Read Vectors. Refer to "Compact Scan Load" on page 50 for additional information.

This event has the following attributes:

■ default\_value=0 |1 |X |scan\_0 |scan\_1

This specifies what value should be scanned into a scan cell whose value is not uniquely specified. A default value of X means that cell will be set arbitrarily by the tester or TDS software. A default value of 0 (or 1) means that the unspecified cells will be set to 0 (or 1). The value required on the scan data primary input will depend upon the number of inversions between it and each defaulted flop. A default value of scan\_0 (or scan\_1) means that 0 (or 1) will be placed on the scan data primary input when the defaulted cells are to be loaded. The value resulting in each defaulted cell will depend upon the number of inversions between it and the scan data primary input. If this attribute is not used, the default value is X.

manipulatecopy

Indicates the event is a copy of an original that was manipulated for control pipeline. Refer to "Pipelined Control Signals" in the Encounter Test: Reference: Legacy Functions.

Refer to Appendix A, "Scan Operation" for a diagram.

# Example:

```
Event 1.1.1.1.1.1 Internal_Scan_Load (default_value=0):
"internal scan flop.Q" = 1;
```

**Test Vector Formats** 

The following table shows the use of the Internal\_Scan\_Load event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Χ		Χ
	OPMISR/OPMISR+	Χ		Χ
	XOR Compression	Χ		Χ
	Full/Partial Scan	Χ		Χ
GSD	WRP/LBIST	Χ		Χ
	OPMISR/OPMISR+	Χ		X
	XOR Compression	Χ		Χ
	Full/Partial Scan	Χ		X

## Latch\_Values

This event is used to record the values of all representative measure latches when signature analysis is being used. The latch values are useful for debug and diagnosis. This event type has the attributes iteration, skewed\_unload, fast\_forward, and final.

# Example:

```
Event 1.1.1.1.1.36.2 Latch_Values (iteration=256):
FEFB3BFF ECA3F7E3 6241A0B4 980500C0;
```

This event is always printed in a hex vector format. This is similar to the vector format of a Scan\_Load event, except that the bit vector contains only 1's and 0's and is converted to hexadecimal.

The following table shows the use of the Latch\_Values event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			Х
	OPMISR/OPMISR+			

**Test Vector Formats** 

	XOR Compression	
	Full/Partial Scan	
GSD	WRP/LBIST	Х
	OPMISR/OPMISR+	
	XOR Compression	
	Full/Partial Scan	

#### Latch\_Weight

This event is used in weighted random pattern testing to specify the bias to be applied in the selection of random values to be scanned into the latches. In concept, a weight is the probability that the value will be a 1. Each weight is specified in terms of equivalent AND/OR inputs --the number of unbiased random signals that are ANDed together or ORed together to produce the weighted random value. Each set of correlated latches can have a different weight. This implies the use of a high-speed buffer to dynamically alter the weights during scan operations at the tester. This event has no attributes.

```
Vector format example:
    Event 1.1.1.1.1.16.1 Latch_Weight ():
0405-.;

Node format example:
    Event 1.1.1.1.16.1 Latch_Weight ():
"Block.f.l.lsrfh0b.nl.srf10hm.021"=04
"Block.f.l.lsrfh0b.nl.srf10hn.021"=05;
```

The following table shows the use of the Latch Weight event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Х		Х
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			
GSD	WRP/LBIST			
	OPMISR/OPMISR+			

**Test Vector Formats** 

XOR Compression	
Full/Partial Scan	

#### **Load Channel Masks**

This event specifies the complete list of channel mask bit registers and the values to which they should be loaded. When present in a Test\_Sequence, this event appears at the beginning of the pattern that contains the Channel\_Scan event. This event also includes a scan\_cycle number on which the masks are to be loaded.

# Example:

```
Event 2.1.1.2.1.4.2 Load_Channel_Masks (cycle=0):
Mask Reg 1 = 1000 # masks just chain 1
Mask Reg 2 = 0100; # masks just chain 2
```

The following table shows the use of the Load\_Channel\_Masks event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+	Х		X
	XOR Compression	Χ		X
	Full/Partial Scan			
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

## Load\_OPCG\_Controls

The Load\_OPCG\_Controls event is specified either in mode initialization or setup sequences. This event, when specified in the mode initialization sequence, specifies the values to load into the PLL programming registers.

Test Vector Formats

When used in the mode initialization sequence, place this event between the Begin\_Test\_Mode event and the Scan\_Load event. These values are then converted into values for the Scan\_Load event to be loaded by the parent testmode scan load operation.

When used in the setup sequence, this event specifies values to be copied into the Scan\_Load event for each subsequent test sequence for all the scan loadable OPCG registers. If there are OPCG registers that are loaded by the OPCG scan operation then the Load\_OPCG\_Controls event specifies that the OPCG scan operation is to be invoked to load those registers. Refer to OPCG Controls and Identifying Test Function Pins (Advanced) in the Encounter Test: Guide 2: Testmodes for more information.

#### Example:

```
Event 1.1.1.1.1.2.1 Load_OPCG_Controls ():
"MULT" = 00100
"RANGEA" = 1101
"RANGEB" = 010
"TUNE" = 1000111000 ;
```

The following table shows the use of the Load\_OPCG\_Controls event:

	Mode initialization	Custom scan protocol	Test pattern sequences
WRP/LBIST	X		type=init
OPMISR/OPMISR+	X		type=init
XOR Compression	X		type=init
Full/Partial Scan	X		type=init
WRP/LBIST	X		type=init
OPMISR/OPMISR+	X		type=init
XOR Compression	X		type=init
Full/Partial Scan	Χ		type=init
	OPMISR/OPMISR+  XOR Compression  Full/Partial Scan  WRP/LBIST  OPMISR/OPMISR+  XOR Compression	initialization  WRP/LBIST X  OPMISR/OPMISR+ X  XOR Compression X  Full/Partial Scan X  WRP/LBIST X  OPMISR/OPMISR+ X  XOR Compression X	initialization scan protocol  WRP/LBIST X  OPMISR/OPMISR+ X  XOR Compression X  Full/Partial Scan X  WRP/LBIST X  OPMISR/OPMISR+ X  XOR Compression X

#### Load SR

This event scans in latch values in a scan design environment, the same as the <code>Scan\_Load</code> event. It differs from the <code>Scan\_Load</code> event in that the values to be scanned in are those to be applied at the input of a controllable register rather than on internal latches. It has two attributes:

**Test Vector Formats** 

■ stim\_register

This is the ID of the associated controllable register. It correlates to the *Controllable Register Application Object* which describes this controllable register.

number\_shifts

The number of shifts necessary to scan in the given values. The loading of the controllable register starts with the first (left-most) logic value in the stim vector and continues for the number of shifts stated until all required values have been loaded.

The values specified in the load vector are those to be loaded into representative stim latches. Inversions between the representative stim latch and the scan-in are factored into the load vector value.

**Note:** All Load\_SR events within a pattern take place in parallel.

# Example:

```
Event 1.1.1.1.1.4.1 Load_SR (stim_register = 4, number_shifts = 9);
101010010;
```

The following table shows the use of the Load\_SR event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression	Χ		X
	Full/Partial Scan	Χ		X
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression	Χ		Χ
	Full/Partial Scan	Χ		Χ

#### **Measure Current**

This event is used in IDDq testing to specify when the power supply current should be measured. There is no data associated with this event; the test system must get the

**Test Vector Formats** 

identification of the power supply pin(s) and the acceptable current limit from sources outside of Encounter Test. This event has no attributes.

### Example:

The following table shows the use of the Measure\_Current event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			X
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			X
GSD	WRP/LBIST			X
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			X

### Scan\_Unload

This event scans out latch values in a scan design environment. A Define\_Sequence with the attribute of scanop is used to perform the unload operation. The values specified are those in the latches; the value may appear inverted on the scan data primary output due to the intervening logic between the latch and the primary output. It specifies values for the latches

**Test Vector Formats** 

in the Measure Latch Correspondence List (representative measure latches). Refer to <u>Appendix A, "Scan Operation"</u> for a diagram.

#### **Notes**

- If using the node/name format of TBDpatt, RML latches may be identified by either referencing the latch primitive block or output pin name directly or by referencing the containing cell output pin name if there is no fan-in along the path from the latch primitive pin to the cell pin.
- If a Vectors file is created using Version 4.1 or later, and expansion of <u>Scan Load</u> occurs, the primary inputs are no longer restored to their pre-scan states, instead are left in their scan-corrupted states.

This event has one attribute:  $default_value = 0 \mid 1 \mid X \mid scan_0 \mid scan_1$ . This specifies what value to look for from a latch whose value is not uniquely specified. A default value of X means that the values of the unspecified latches will be ignored by the tester or TDS software. A default value of 0 (or 1) means that the unspecified latches will be measured for 0 (or 1). The value appearing on the scan data primary output will depend upon the number of inversions between it and each defaulted latch. A default value of scan\_0 (or scan\_1) means that 0 (or 1) is expected on the scan data primary output when the defaulted latches are to be measured. The value scanned out of each defaulted latch will depend upon the number of inversions between it and the scan data primary output. If this attribute is not used, the default value is X.

### Vector format example:

```
Event 1.1.1.1.1.3.3 Scan_Unload ():
10;
Node format example:
    Event 1.1.1.1.3.3 Scan_Unload ():
"Block.f.l.lsrfh0b.nl.srf10hm.021"=0
"Block.f.l.lsrfh0b.nl.srf10hn.021"=1;
```

The following table shows the use of the Scan\_Unload event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			

**Test Vector Formats** 

	XOR Compression	
	Full/Partial Scan	X
GSD	WRP/LBIST	
	OPMISR/OPMISR+	
	XOR Compression	
	Full/Partial Scan	

### Measure\_MISR\_Data

This event is found in the misr\_observe scan sequence. When it is used within a scan sequence, it directs when values on MISR\_OBSERVE test function pins are to be strobed into the tester for comparison. These pins will usually be the same as the scan I/O pins. This event has no attributes.

### Example:

```
Event 7.1.2 Measure MISR Data ():
"Pin.f.l.top.nl.SCAN PIN[0]";
```

For additional information, refer to <u>"On-Product MISR Controls"</u> in the *Encounter Test: Guide 2: Testmodes* and <u>Define Sequence</u> types.

The following table shows the use of the Measure\_MISR\_Data event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			Х
	XOR Compression			
	Full/Partial Scan			
GSD	WRP/LBIST			
	OPMISR/OPMISR+			Х
	XOR Compression			
	Full/Partial Scan			
-				

Test Vector Formats

### Measure\_PO

This event contains expected PO values. This event type causes the design primary output pins to be observed (and simulators to produce the expected values for each output pin). By definition, design primary output pins are to be ignored except when explicitly specified by this event type. This event has the timed\_type attribute.

### Vector format example:

```
Event 1.1.1.1.1.3.1 Measure_PO ():
111;
```

### Node format example:

```
Event 1.1.1.1.1.3.1 Measure_PO ():
"Pin.f.l.lsrfh0b.nl.00"=1
"Pin.f.l.lsrfh0b.nl.01"=1
"Pin.f.l.lsrfh0b.nl.02"=1;
```

The following table shows the use of the Measure PO event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			X
GSD	WRP/LBIST			
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			X

### Measure\_Scan\_Data

This event is used inside a Define\_Sequence with type scansequence for scanning or unloading latches. By its placement within the sequence definition it tells when to observe the primary output(s) on which the latch values appear, and it specifies which primary outputs to look at. This event has no attributes.

#### Example:

**Test Vector Formats** 

```
Event 1.1.1.1.1.9.1 Measure_Scan_Data ():
"Pin.f.l.lsrfh0b.nl.02";
```

The following table shows the use of the Measure\_Scan\_Data event:

# PI\_Weight

This event is used in weighted random pattern test to specify the bias to be applied in the selection of random values to be put on the primary inputs. In concept, a weight is the probability that the value will be a 1. Each weight is specified in terms of equivalent AND/OR inputs --the number of unbiased random signals that are ANDed together or ORed together to produce the weighted random value. This event has no attributes.

**Test Vector Formats** 

### Vector format example:

```
Event 1.1.1.1.1.14.1 PI_Weight ():
-.-.A2A3-.-.-.0204;
Node format example:
    Event 1.1.1.1.1.14.1 PI_Weight ():
"Pin.f.l.lsrfh0b.nl.a2"=A2
"Pin.f.l.lsrfh0b.nl.a3"=A3
"Pin.f.l.lsrfh0b.nl.a8"=02
"Pin.f.l.lsrfh0b.nl.a9"=04;
```

The following table shows the use of the PI\_Weight event:

	Mode initialization	Custom scan protocol	Test pattern sequences
WRP/LBIST	Х		
OPMISR/OPMISR+			
XOR Compression			
Full/Partial Scan			
WRP/LBIST	Χ		
OPMISR/OPMISR+			
XOR Compression			
Full/Partial Scan			
	OPMISR/OPMISR+  XOR Compression  Full/Partial Scan  WRP/LBIST  OPMISR/OPMISR+  XOR Compression	initialization  WRP/LBIST X  OPMISR/OPMISR+  XOR Compression  Full/Partial Scan  WRP/LBIST X  OPMISR/OPMISR+  XOR Compression	initialization scan protocol  WRP/LBIST X  OPMISR/OPMISR+  XOR Compression  Full/Partial Scan  WRP/LBIST X  OPMISR/OPMISR+  XOR Compression

## Product\_PRPG\_Signature

This event is used to record intermediate on-product PRPG states to allow application of a subset of the pseudo-random patterns for diagnostic analysis. This event type has the attributes iteration, fast\_forward, and final.

76

### Example:

```
Event 1.1.1.3.2.8.2 Product PRPG Signature (iteration=256):
```

Test Vector Formats

The following table shows the use of the Product\_PRPG\_Signature event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Χ		
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			
GSD	WRP/LBIST	Χ		
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

# Product\_MISR\_Signature

This event is used to record signatures against which to compare the contents of on-board MISRs. The comparison is done either at the end of the test, or for diagnosis, at some intermediate point. This event type has the attributes iteration, fast\_forward, and final.

### Example:

```
Event 1.1.1.3.2.8.4 Product MISR Signature (iteration=256):
```

Data values for the MISR bits are printed in hexadecimal notation in the order shown by the vector correspondence information. By default, this order is bit 1 of MISR 1, bit 2 of MISR 1,...the last bit of MISR 1, bit 1 of MISR 2, etc.

77

The following table shows the use of the Product\_MISR\_SIGNATURE event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+	Χ		

**Test Vector Formats** 

	XOR Compression	
	Full/Partial Scan	
GSD	WRP/LBIST	
	OPMISR/OPMISR+ X	
	XOR Compression	
	Full/Partial Scan	

#### **Pulse**

This event identifies a list of clocks to be pulsed and the direction to be pulsed. This event has the timed type attribute.

**Note:** Beware of putting multiple clocks in one Pulse event when writing manual patterns or sequence definitions. Under certain conditions, this could cause a mismatch between Encounter Test's results and the hardware. When you are applying multiple clock pulses, you should put each one in a separate Pulse event. This will ensure that they are simulated by Encounter Test in the same order that they are applied at the tester.

## Example:

The following table shows the use of the Pulse event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	X	Χ	X
	OPMISR/OPMISR+	X	Χ	X
	XOR Compression	X	Χ	X
	Full/Partial Scan	X	Χ	X
GSD	WRP/LBIST	X	Χ	X
	OPMISR/OPMISR+	X	Χ	X
	XOR Compression	X	Χ	Χ
	Full/Partial Scan	Χ	Χ	Χ

Test Vector Formats

A pulse event applies both the clock rise and fall edges in a single event, thus returning the clock to its off-state at the end of the event. This event does not allow any other event to occur between the clock edges.

### Pulse PPI

This event identifies a list of pseudo primary inputs to be pulsed and the direction to be pulsed. Pseudo primary inputs are always referred to by name; the TBDpatt\_Format statement has no effect on the format of this event. This event has the <u>timed\_type</u> attribute.

#### Example:

```
Event 1.1.1.1.1.3.4 Pulse_PPI ():
"OPCout"=+;
```

The following table shows the use of the Pulse\_PPI event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Χ	Χ	Х
	OPMISR/OPMISR+	Χ	Χ	Х
	XOR Compression	Χ	Χ	X
	Full/Partial Scan	Χ	Χ	X
GSD	WRP/LBIST	Χ	Χ	X
	OPMISR/OPMISR+	Χ	Χ	X
	XOR Compression	Χ	Χ	X
	Full/Partial Scan	Χ	Χ	X

### Pulse\_Tester\_PRPG\_Clocks

This event specifies that new random values are to be applied at the primary inputs by means of pulsing a clock inside the tester that controls the PRPGs that supply these values to the design primary inputs. This event is used in the application of weighted random pattern tests. All tester PRPGs are pulsed, including those connected to scan data primary inputs and any that are temporarily disconnected from a pin. This event has the <u>timed\_type</u> attribute.

### Example:

Test Vector Formats

Event 2.1.1 Pulse Tester PRPG Clocks ();

The following table shows the use of the Pulse\_Tester\_PRPG\_Clocks event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Х	Х	Х
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			
GSD	WRP/LBIST	Χ	Χ	Χ
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

### Pulse\_Tester\_SISR\_Clocks

This event is used in weighted random pattern testing to specify when the design primary outputs are to be observed by means of clocking the signature registers that are connected to the primary outputs. All tester SISRs are pulsed, including those connected to scan data primary outputs and any that are temporarily disconnected from a pin. This event has the timed type attribute.

### Example:

The following table shows the use of the Pulse\_Tester\_SISR\_Clocks event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Χ	Χ	X
	OPMISR/OPMISR+			
	XOR Compression			

**Test Vector Formats** 

	Full/Partial Scan				
GSD	WRP/LBIST	Χ	Χ	X	
	OPMISR/OPMISR+				
	XOR Compression				
	Full/Partial Scan				

### Put Stim Pl

This event provides a list of primary inputs and the values to which they should be set. It is used in a test sequence definition to tell when the automatically generated primary input vector is to be applied. The test pattern generator will replace the Put\_Stim\_PI event by its own primary input stimulus event (Stim\_PI or Stim\_PI\_Plus\_Random), but any primary input values specified in the Put\_Stim\_PI event will override the corresponding values specified by the automatic test pattern generator.

This event is used only in sequence definitions that are identified with the testsequence keyword on one of the create\_\*\_tests commands. Put\_Stim\_PI events are not allowed in test sequences identified with the tgtemplate keyword.

This event has no attributes.

#### Example:

Event 2.2.1 Put Stim PI ():

The following table shows the use of the Put\_Stim\_PI event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			X
	OPMISR/OPMISR+			Χ
	XOR Compression			Χ
	Full/Partial Scan			Χ
GSD	WRP/LBIST			Χ
	OPMISR/OPMISR+			Χ
	XOR Compression			X

**Test Vector Formats** 

Full/Partial Scan	X

#### Release

This event discontinues the effect of a previous Force event on each node specified by the Release event. This allows each specified node to assume the value consistent with its current input values existing at the time the Release event is processed. If one of the specified nodes changes as the result of simulating the Release event, this means that the Force was still doing something "unnatural" to the design, and this causes the simulator to produce an informational message to that effect (see message "TFS-884" in the Encounter Test: Reference: Messages).

### Example:

```
Event 1.1.1.1.1.8.1 Release ():
"Pin.f.l.opgckt.nl.opcg1.master.DOUT";
```

This event has no attributes.

The following table shows the use of the Release event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Χ	Χ	Х
	OPMISR/OPMISR+	Х	Χ	X
	XOR Compression	Χ	Χ	X
	Full/Partial Scan	Χ	Χ	X
GSD	WRP/LBIST	Χ	Χ	X
	OPMISR/OPMISR+	Χ	Χ	X
	XOR Compression	Χ	Χ	X
	Full/Partial Scan	Χ	Χ	X
	·	·		·

# Repeat

This event should appear only inside a pattern with the begin\_loop attribute. It specifies the number of loop iterations to be applied. This event has no attributes.

**Test Vector Formats** 

## Example:

Event Repeat (): 30;

Pattern loop repeats in excess of 4,294,967,295 will be broken into multiple pattern loops. This value can be controlled with the read\_vectors keyword maxpatternloops.

The following table shows the use of the Repeat event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	X	Χ	Х
	OPMISR/OPMISR+	X	Χ	X
	XOR Compression	X	Χ	X
	Full/Partial Scan	X	Χ	X
GSD	WRP/LBIST	X	Χ	X
	OPMISR/OPMISR+	X	Χ	X
	XOR Compression	X	Χ	X
	Full/Partial Scan	X	Χ	X

### Scan\_Load

This event scans in flop scan cell values in a scan design environment. A <code>Define\_Sequence</code> with the attribute of <code>scanop</code> is used to perform the load operation. The values specified are those to be loaded into the scan cells; the value applied to the scan data primary input may have to be inverted, due to the intervening logic between the primary input and the cell. It specifies values for the cells in the Scan Load Correspondence List and for all other scan cells whose states are implied by loading the representative RSLs. Any controllable cell not so specified is to be loaded to a random value picked by the simulator. If a cell is specified that

**Test Vector Formats** 

is not an RSL, then the value is moved to the corresponding RSL. An error is indicated if there is no corresponding RSL for the cell.

#### **Notes**

- 1. If using the node/name format of TBDpatt, RSLs may be identified by either referencing the primitive block or output pin name directly or by referencing the containing cell output pin name if there is no fan-in along the path from the primitive pin to the cell pin.
- 2. If you are not explicitly specifying values for all RSLs, the compact version of this event should be used to achieve a reduction in the size of the Vectors file that results from Read Vectors. Refer to "Compact Scan Load" on page 50 for additional information.

This event has the following attribute:

■ default\_value=0 |1 |X |scan\_0 |scan\_1

This specifies what value should be scanned into a scan cell whose value is not uniquely specified. A default value of X means that cell will be set arbitrarily by the tester or TDS software. A default value of 0 (or 1) means that the unspecified cells will be set to 0 (or 1). The value required on the scan data primary input will depend upon the number of inversions between it and each defaulted flop. A default value of scan\_0 (or scan\_1) means that 0 (or 1) will be placed on the scan data primary input when the defaulted cells are to be loaded. The value resulting in each defaulted cell will depend upon the number of inversions between it and the scan data primary input. If this attribute is not used, the default value is X.

Refer to Appendix A, "Scan Operation" for a diagram.

#### Example:

```
Event 1.1.1.1.1.1 Scan Load (default value=0):
```

The following table shows the use of the Scan\_Load event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			·
	OPMISR/OPMISR+			X
	XOR Compression			Χ

**Test Vector Formats** 

	Full/Partial Scan	X
GSD	WRP/LBIST	
	OPMISR/OPMISR+	Х
	XOR Compression	Х
	Full/Partial Scan	Х

## Set\_CME\_Data

This event is placed into the scan\_cycle to indicate when the Channel\_Mask\_Enable (CME) pins should be applied (just before the scan-in pins).

## Example:

```
Event 3.1.1 Set_CME_Data ():
"Pin.f.l.a2901scan.nl.q31_in"
"Pin.f.l.a2901scan.nl.ram0_in";
```

The following table shows the use of the Set\_CME\_Data event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			Х
	XOR Compression			X
	Full/Partial Scan			
GSD	WRP/LBIST			
	OPMISR/OPMISR+			Х
	XOR Compression			X
	Full/Partial Scan			

**Test Vector Formats** 

### Set\_CMI\_Data

This event is placed into the channelmaskcycle sequence to indicate when the Channel\_Mask\_Input (CMI) pins should be applied (just before the pulse of he Channel\_Mask\_Load (CML) clock.

### Example:

```
Event 9.1.1 Set_CMI_Data ():
"Pin.f.l.a2901scan.nl.scanin"
"Pin.f.l.a2901scan.nl.ram31in";
Event 9.1.3 Pulse ():
```

The following table shows the use of the Set\_CMI\_Data event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			
GSD	WRP/LBIST			
	OPMISR/OPMISR+			X
	XOR Compression			X
	Full/Partial Scan			

### Set\_OLI\_Data

This event indicates the scan cycle location where the loading of OPCG register should be applied to the OLI pins.

### Example:

```
Event 9.1.1 Set_OLI_Data ():
"Pin.f.l.a2901scan.nl.scanin"
"Pin.f.l.a2901scan.nl.ram31in";
Event 9.1.3 Pulse ():
```

**Test Vector Formats** 

The following table shows the use of the Set\_OLI\_Data event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	X	Χ	X
	OPMISR/OPMISR+	X	Χ	X
	XOR Compression	X	Χ	X
	Full/Partial Scan	X	Χ	X
GSD	WRP/LBIST	X	Χ	X
	OPMISR/OPMISR+	X	Χ	X
	XOR Compression	X	Χ	Χ
	Full/Partial Scan	X	Χ	Χ

### Set\_Scan\_Data

This event is used inside a <code>Define\_Sequence</code> with type scansequence for scanning or loading latches. This event lists PIs that are scan data inputs that are supposed to be stimulated at that point in the scan sequence. By its placement within the sequence definition it tells when to place on the PI the values that are to be loaded into the latches. This event has no attributes.

### Example:

```
Event Set Scan Data (): "SI1" "SI2";
```

The following table shows the use of the Set\_Scan\_Data event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST		X	
	OPMISR/OPMISR+		Χ	
	XOR Compression		Χ	
	Full/Partial Scan		Χ	

**Test Vector Formats** 

GSD	WRP/LBIST	Χ	
	OPMISR/OPMISR+	Χ	
	XOR Compression	Х	
	Full/Partial Scan	Х	

### Start Osc

This event starts an oscillating waveform on the specified pin(s). All pins in the  $Start_Osc$  event must be in the same correlated set. The corresponding pin should have the  $\pm OSC$  attribute This oscillating waveform is applied concurrently with subsequent events, until the waveform is stopped, either by an expiration of the cycle count specified in this event, or by a  $Stop_Osc$  event. In addition, a  $Stim_Clock$  or Pulse event on this pin will stop the oscillator. This event is intended to be used to run On-Product Clock Generation (OPCG) logic. The OPCG logic typically ignores all input oscillators until a triggering event occurs (normally the assertion of a GO test function pin), at which point the OPCG logic fires off some number of internal clock pulses based on the input oscillators (often fed through on-product Phase-Locked Loops - PLLs) and custom OPCG programming. The OPCG logic's finite-state machine (FSM) then shuts down and waits for another triggering event.

This event has the following optional attributes:

 $\blacksquare$  pulses\_per\_cycle = n

This attribute is specified if the oscillator signal is supplied by the tester, with a fixed number of oscillator pulses per tester cycle. Specify the number of oscillator pulses per tester cycle. attribute defines the oscillator to be synchronous with the tester. If this attribute is not specified, it is assumed that the oscillator will be asynchronous to the tester.

Specify a positive integer.

 $\blacksquare$  cycles = n

This attribute is specified if the oscillator signal is to have a specific number of cycles applied to it and then stop. Specify the total number of oscillator pulses to be applied to this pin. If this attribute is not specified, it is assumed that the oscillator will continue indefinitely until explicitly stopped.

Specify a positive integer.

 $\blacksquare$  up n.nn ts

This attribute is specified to denote the time to be spent in the positive portion of the oscillator cycle. It is paired with the down attribute to complete the specification of the

**Test Vector Formats** 

period for the oscillator cycle. For example, to specify a 500 MHz oscillator with 50% duty cycle, specify (up 1.0 ns, down 1.0 ns). This attribute can be specified for oscillators that are synchronous with the tester to specify the approximate period and duty cycle (and imply the frequency) for the input oscillator, but tester programming may not achieve the exact values specified for the up and down attributes. This attribute is more important for asynchronous oscillators to specify to test engineering what frequency and duty cycle is needed for the input oscillator; for asynchronous oscillators, if this attribute is not specified, it is assumed that the oscillator will be set to an appropriate frequency by a test engineer.

Specify a positive number and a time scale (ps, ns, us, or ms to indicate the time is specified in pico-, nano-, micro-, or milli- seconds).

#### $\blacksquare$ down n.nn ts

This attribute is specified to denote the time to be spent in the negative portion of the oscillator cycle. It is paired with the up attribute to complete the specification of the period for the oscillator cycle. For example, to specify a 333 MHz oscillator with 33% duty cycle, specify (up 1.0 ns, down 2.0 ns). This attribute can be specified for oscillators that are synchronous with the tester to specify the approximate period and duty cycle (and imply the frequency) for the input oscillator, but tester programming may not achieve the exact values specified for the up and down attributes. This attribute is more important for asynchronous oscillators to specify to test engineering what frequency and duty cycle is needed for the input oscillator; for asynchronous oscillators, if this attribute is not specified, it is assumed that the oscillator will be set to an appropriate frequency by a test engineer.

Specify a positive number and a time scale (ps, ns, us or ms to indicate the time is specified in pico-, nano-, micro-, or milli- seconds).

### Example:

```
Event Start Osc (pulses per cycle=3,up 1.5 ns, down 1.5 ns) : "B"=+;
```

In the example, the tester is instructed to pulse pin  $\mathbb B$  3 times per tester cycle evenly distributed within the tester cycle to create an oscillating input. By specifying a period of 3ns, it is expected that the resulting oscillator signal will run at approximately 333MHz. To do this, the tester cycle will need run as close to 111MHz as is possible (about 9ns cycle time). While the oscillator is pulsing pin  $\mathbb B$ , other events following this one may be applied to the product. Normally, Encounter Test simulators set this pin to X, and it will remain there until some other event specifies a value to place on the pin.

The value plus (+) in the preceding example is the starting value of the oscillator, applied when the Start\_Osc event is processed. Pulses will continuously occur on the oscillator, but will normally take affect via OPCG logic only in response to a triggering event, typically caused by the raising of a GO signal. Once triggered, the OPCG logic should run until it

**Test Vector Formats** 

consumes sufficient input oscillator cycles to produce the internal clocks as programmed. This is indicated by use of Wait\_Osc events within Test\_Sequences that specify to wait for some number of cycles to occur before applying any other stimulus to the device.

The following table shows the use of the Start Osc event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Χ	Χ	
	OPMISR/OPMISR+	Χ	Χ	
	XOR Compression	Χ	Χ	
	Full/Partial Scan	Χ	Χ	
GSD	WRP/LBIST	Χ	Χ	
	OPMISR/OPMISR+	X	Χ	
	XOR Compression	X	Χ	
	Full/Partial Scan	X	Χ	

#### **Skewed Compressed Input Stream**

This event causes a "skewed load" by adding an extra A shift clock pulse to be applied at the end of the scan operation. Because this shifts one more bit of data into the scan chains, this event contains one more bit of data for each scan-in (SI) pin. A consequence of using this event is that, for LSSD designs, the L1 master latch and its companion L2 slave latch can be set to different/independent values.

The listed values are the values described for the <u>Compressed\_Input\_Stream</u> event.

The following table shows the use of the Skewed\_Compressed\_Input\_Stream event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			

**Test Vector Formats** 

	XOR Compression	Х
	Full/Partial Scan	
GSD	WRP/LBIST	
	OPMISR/OPMISR+	
	XOR Compression	X
	Full/Partial Scan	

### Skewed\_Compressed\_Output\_Stream

This event causes a "skewed unload" by starting the scan-out by applying all of the LSSD B shift clocks prior to the full count of scan shift cycles, with the result that the master L1 latches are observed instead of the slave L2 latches. This event lists the values described for the <a href="Compressed Output Stream">Compressed Output Stream</a> event.

The event attribute overlap=no indicates overlapping with the next scan-in is disallowed and the values provided in the event were computed with the assumption that the scan-in (SI) pins will bet set to zeros (0) for all scan cycles. The imported attribute indicates the data was imported from a foreign pattern source (IEEE 1450 STIL).

The following table shows the use of the Skewed Compressed Output Stream event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			Х
	Full/Partial Scan			
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			
-				

**Test Vector Formats** 

### Skewed\_Internal\_Scan\_Load

This event lists the values that will be loaded into all flop scan cells as a result of preceding events, similar to the <a href="Internal\_Scan\_Load">Internal\_Scan\_Load</a> event with the addition that this event also stores the skewed scan latch (SSL) values.

#### **Skewed Scan Unload**

This event scans out latch values in a LSSD scan design environment. It differs from the Scan\_Unload event in that the Skewed\_Scan\_Unload event includes the application of the skewunload sequence. This observes the values of the latches preceding the latches controlled by the B clocks in the scan chains. Values are reported for representative measure latches (RML) and the values reported for the RMLs are the values after the initial B clock pulse. Refer to Appendix A, "Scan Operation" for a diagram.

**Note:** If using the node/name format of TBDpatt, RML latches may be identified by either referencing the latch primitive block or output pin name directly or by referencing the containing cell output pin name if there is no fan-in along the path from the latch primitive pin to the cell pin.

This event has one attribute:  $default_value = 0$   $|1|X|scan_0$   $|scan_1$ . This specifies what value to look for from a latch whose value is not uniquely specified. A default value of X means that values from the unspecified latches will be ignored by the tester or TDS software. A default value of 0 (or 1) means that the unspecified latches will be measured for 0 (or 1). The value appearing on the scan data primary output will depend upon the number of inversions between it and each defaulted latch. A default value of scan\_0 (or scan\_1) means that 0 (or 1) is expected on the scan data primary output when the defaulted latches are to be measured. The value scanned out of each defaulted latch will depend upon the number of inversions between it and the scan data primary output. If this attribute is not used, the default value is X.

### Vector format example:

```
Event 1.1.1.1.1.4.1 Skewed_Scan_Unload ():
11;
Node format example:
        Event 1.1.1.1.4.1 Skewed_Scan_Unload ():
"Block.f.l.lsrfh0b.nl.srf10hm.021"=1
"Block.f.l.lsrfh0b.nl.srf10hn.021"=1;
```

**Test Vector Formats** 

The following table shows the use of the Skewed\_Scan\_Unload event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			Х
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

### Skewed\_Unload\_SR

This event scans out latch values in a scan design environment, the same as the <code>Skewed\_Scan\_Unload</code> event. It differs from the <code>Skewed\_Scan\_Unload</code> event in that the vector of values given are those to be observed at the output of a observable scan chain rather than on internal latches. It has two attributes:

■ measure\_register

This is the ID of the associated observable scan chain. It correlates to the *Measure Register Application Object* which describes this observable scan chain.

■ number\_shifts

The number of shifts necessary, after the initial B\_SHIFT\_CLOCK pulse, to scan out the given values. The unloading of the measure register starts with the first (left-most) logic value in the measure vector and continues for the number of shifts stated until all values have been scanned out.

The Skewed\_Unload\_SR event differs from the Unload\_SR event in that it includes the application of the skewunload sequence. This observes the values of the latches preceding the latches controlled by the B clocks in the observable scan chains. Values in the unload vector are those scanned out of representative measure latches (RMLs), and the values reported for the RMLs are the values after the initial B clock pulse. Scan path inversions

Test Vector Formats

between the latch being scanned out and the observable scan chain output are factored into the scan-out values given.

Note: All Skewed Unload SR events within a pattern take place in parallel.

### Example:

```
Event 1.1.1.1.4.1 Skewed Unload SR (measure register = 3, number shifts = 8):
110100010;
```

The following table shows the use of the Skewed\_Unload\_SR event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			X
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

### Skewed\_Load\_SR

This event scans in latch values in a scan design environment, the same as the Skewed Scan Load event. It differs from the Skewed Scan Load event in that the values to be scanned in are given by reference to a controllable register ID and a vector of values to be applied to the input of that controllable register, rather than as a set of latch values. It has two attributes:

stim\_register

This is the ID of the associated controllable register. It correlates to the *Controllable* Register Application Object which describes this controllable register.

number\_shifts

**Test Vector Formats** 

The number of shifts necessary to scan in the given values. The loading of the controllable register starts with the first (left-most) logic value in the stim vector and continues for the number of shifts stated, followed by the pulsing of all identified A scan clocks, until all required values have been loaded.

The values specified in the load vector are those to be loaded into representative stim latches. Inversions between the representative stim latch and the scan-in are factored into the load vector values.

**Note:** All Skewed\_Load\_SR events within a pattern take place in parallel.

### Example:

```
Event 1.1.1.1.1.4.1 Skewed_Load_SR
  (stim_register = 6, number_shifts = 7);
1011010;
```

The following table shows the use of the Skewed\_Load\_SR event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression	Χ		
	Full/Partial Scan	X		
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

### Stim\_Clock

This event type provides a list of clock primary inputs and the values to which they should be set. This event has the timed\_type attribute.

### Example:

```
Event 1.1.1.4.1.3.1 Stim Clock ():
```

**Test Vector Formats** 

The following table shows the use of the Stim\_Clock event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+	Χ	Χ	Χ
	XOR Compression	Χ	Χ	Χ
	Full/Partial Scan	Χ	Χ	Χ
GSD	WRP/LBIST			
	OPMISR/OPMISR+	Χ	Χ	Χ
	XOR Compression	Χ	Χ	Χ
	Full/Partial Scan	Χ	Χ	Χ

This event can produce a single edge of a clock, therefore leaving the clock in the on-state at the end of the event or pattern.

The stim\_clock event allows other events to occur between the rising and falling edge of the clock, as shown below:

```
Stim_clock:clk=1
Stim_PI (other pins)
Measure_PO:
Stim clock: clk=0
```

### **Skewed Scan Load**

This event scans in latch values in a scan design environment. It differs from the Scan\_Load event only in that the scan operation for Skewed\_Scan\_Load includes an extra pulse on all identified "A" scan clocks, as implied by its name. The effect is to reach latch states that cannot be reached by the normal scan sequence. An extra value gets loaded into the first

**Test Vector Formats** 

latch in a scan chain if this latch is controlled by an "A" clock. The specification of this extra value gives this event a slightly different appearance from the Scan\_Load event.

#### **Notes**

- 1. If using the node/name format of TBDpatt, RSL latches may be identified by either referencing the latch primitive block or output pin name directly or by referencing the containing cell output pin name if there is no fan-in along the path from the latch primitive pin to the cell pin.
- 2. If you are not explicitly specifying values for all RSLs, the compact version of this event should be used to achieve a reduction in the size of the Vectors file that results from Read Vectors. Refer to "Compact Skewed Scan Load" on page 52 for additional information.
- **3.** This event can be compacted to achieve a reduction in the size of the Vectors file. Refer to <u>"Compact Skewed Scan Load"</u> on page 52 for additional information.

This event has the following attribute:

■ default\_value=0 |1 |X |scan\_0 |scan\_1

This specifies what value should be scanned into a latch whose value is not uniquely specified. A default value of X means that latch will be set arbitrarily by the tester or TDS software. A default value of 0 (or 1) means that the unspecified latches will be set to 0 (or 1). The value required on the scan data primary input will depend upon the number of inversions between it and each defaulted latch. A default value of scan\_0 (or scan\_1) means that 0 (or 1) will be placed on the scan data primary input when the defaulted latches are to be loaded. The value resulting in each defaulted latch will depend upon the number of inversions between it and the scan primary input. If this attribute is not used, the default value is X.

Refer to Appendix A, "Scan Operation" for a diagram.

#### Example:

```
Event 1.1.1.2.1.1.1 Skewed Scan Load ():
```

The following table shows the use of the Skewed scan Load event:

		Mode initialization	Custom scan protocol	Test pattern sequences
--	--	------------------------	----------------------------	------------------------

**Test Vector Formats** 

LSSD	WRP/LBIST	
	OPMISR/OPMISR+	X
	XOR Compression	Х
	Full/Partial Scan	Х
GSD	WRP/LBIST	
	OPMISR/OPMISR+	
	XOR Compression	
	Full/Partial Scan	

### Stim PI

This event type provides a list of primary inputs and the values to which they should be set. The simulator will not randomize unspecified PIs. When this event is shown in the vector format, periods (.) are used as place holders for those primary inputs that are not to be affected by this event. This event has the  $timed_type$  attribute.

### Example:

The following table shows the use of the Stim\_PI event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+	X	Χ	Χ
	XOR Compression	Χ	Χ	X
	Full/Partial Scan	Χ	Χ	X
GSD	WRP/LBIST			
	OPMISR/OPMISR+	Χ	Χ	X
	XOR Compression	Χ	Χ	X
	Full/Partial Scan	Χ	Χ	Χ

**Test Vector Formats** 

### Stim\_PI\_Plus\_Random

This event type is to be used only as input to a simulator. This event type provides a list of primary inputs and the values to which they should be set. It implies that any primary input which can properly be stimulated (with the exceptions noted below) will be set to a simulator supplied random value. When this event is shown in the vector format, periods (.) are used as place holders for those primary inputs which are to be randomized and for those that are not to be affected by this event. This event has the timed\_type attribute.

#### **Notes**

The following classes of primary inputs are not randomized, even if their vector positions are not specified (occupied by periods):

■ Test Inhibit (TI)

These pins are never allowed to be taken out of their specified stability state. They are not touched by the Stim\_PI\_Plus\_Random event.

Clocks

These pins are not touched by the <code>Stim\_PI\_Plus\_Random</code> event. They should be at their stability values, as it is not recommended to change any other primary inputs while a clock is at its defined on state; however, the Encounter Test simulators do not verify this.

Three-state primary inputs

These would be bi-directional pins that are driven from the design by three-state drivers. They are set to the high-impedance value if left unspecified in the Stim\_PI\_Plus\_Random event.

■ Lineheld (LH) primary inputs

These are PIs that are specified in the linehold file.

#### Example:

```
Event 1.1.1.2.1.1.1 Stim PI Plus Random ():
```

The following table shows the use of the Stim\_PI\_Plus\_Random event:

Mode initialization	Custom scan protocol	Test pattern sequences
	•	

**Test Vector Formats** 

WRP/LBIST	
OPMISR/OPMISR+	X
XOR Compression	Х
Full/Partial Scan	Х
WRP/LBIST	
OPMISR/OPMISR+	Х
XOR Compression	X
Full/Partial Scan	Х
•	XOR Compression  Full/Partial Scan  WRP/LBIST  OPMISR/OPMISR+  XOR Compression

### Stim PPI

This event specifies a list of pseudo primary inputs to be set to specific values. Treatment of this event by Encounter Test applications is identical to the Stim\_PI event, except that this event is for pseudo PIs only. TDS (manufacturing) applications (other than diagnostic simulators) should ignore this event. The values are stored as a vector, and the event is printed in node list format.

Pseudo primary inputs are always referred to by name; the TBDpatt\_Format statement has no effect on the format of this event. This event hs the timed\_type attribute.

### Example:

```
Event 1.1.1 Stim_PPI (timed_type=release):
```

The following table shows the use of the Stim\_PPI event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	X	Χ	Х
	OPMISR/OPMISR+	X	Χ	Х
	XOR Compression	X	Χ	X
	Full/Partial Scan	X	Χ	X
GSD	WRP/LBIST	X	Χ	X
	OPMISR/OPMISR+	Χ	Χ	X

**Test Vector Formats** 

XOR Compression	Χ	X	Χ	
Full/Partial Scan	Х	X	Χ	

### Stim\_PPI\_Clock

This event specifies a list of pseudo primary inputs to be set to specific values. Treatment of this event by Encounter Test applications is identical to the Stim\_Clock event, except that this event is for pseudo PIs only.

Pseudo primary inputs are always referred to by name; the TBDpatt\_Format statement has no effect on the format of this event. This event has the timed\_type attribute.

### Example:

Event 1.27.2 Stim\_PPI\_Clock:

The following table shows the use of the Stim\_PPI\_Clock event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Χ	Χ	Х
	OPMISR/OPMISR+	Χ	Χ	X
	XOR Compression	Χ	Χ	X
	Full/Partial Scan	Χ	Χ	X
GSD	WRP/LBIST	Χ	Χ	X
	OPMISR/OPMISR+	Χ	Χ	X
	XOR Compression	Χ	X	X
	Full/Partial Scan	Χ	Χ	X

## Stop\_Osc

This event provides a list of primary inputs to be quiesced from a previous Start\_Osc event. The quiescent value for each pin is the opposite of the value specified on that pin in its previous Start\_Osc event.

All pins in the Stop\_Osc event must be in the same correlated set.

**Test Vector Formats** 

This event has no attributes.

### Example:

```
Event Stop_Osc ():
"Pin.f.l.opcqckt.nl.B"=0;
```

The following table shows the use of the Stop Osc event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Χ	Χ	
	OPMISR/OPMISR+	Χ	Χ	·
	XOR Compression	Χ	Χ	·
	Full/Partial Scan	Χ	Χ	·
GSD	WRP/LBIST	Χ	Χ	·
	OPMISR/OPMISR+	X	Χ	·
	XOR Compression	Χ	Χ	
	Full/Partial Scan	Χ	Χ	

### Tester\_PRPG\_Seed

This event specifies the initial values to be loaded into the tester's PRPGs that are connected to the design primary inputs. In the vector format there is one seed for each primary input in the vector correspondence list. In the node list format, each seed value is prefixed by the name of the primary input. The seed values are specified as hexadecimal strings. This event has no attributes.

### Example:

```
Event 1.1.1.2.1.1.1 Tester PRPG Seed ():
```

The following table shows the use of the Tester PRPG Seed event:

		Mode initialization	Custom scan protocol	Test pattern sequences
--	--	------------------------	----------------------------	------------------------

**Test Vector Formats** 

LSSD	WRP/LBIST	Х
	OPMISR/OPMISR+	
	XOR Compression	
	Full/Partial Scan	
GSD	WRP/LBIST	Х
	OPMISR/OPMISR+	
	XOR Compression	
	Full/Partial Scan	

# Tester\_PRPG\_Signature

This event is used to specify intermediate primary input PRPG states to allow application of a subset of the pseudo-random patterns for diagnostic analysis. This event type has the attributes iteration, fast\_forward, and final.

### Example:

```
Event 1.1.1.3.2.8.1 Tester PRPG Signature (iteration=256):
```

The following table shows the use of the Tester\_PRPG\_Signature event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			X
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			
GSD	WRP/LBIST			X
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

**Test Vector Formats** 

### Tester\_SISR\_Mask

This event tells which primary outputs have active signature registers connected for the current <code>Test\_Procedure</code>. This allows a SISR that is assigned to a pin to be disconnected during the <code>Test\_Procedure</code>. This flexibility is required on bidirectional pins to support testers that do not have true bidirectional pin support. For one <code>Test\_Procedure</code>, the pin may be monitored by a SISR and receive no stimulus from the tester; for another test procedure, the pin may receive stimulus (either a line-hold, stims, or from a PRPG) from the tester, but have its SISR disconnected.

The mask is defined as a bit string, one bit per primary output in the primary output correlation list; a 1 indicates that the corresponding primary output has a SISR that is connected for the test procedure, while a 0 indicates that either there is no SISR assigned to the primary output or the SISR is disconnected. When a SISR is not connected, Encounter Test assumes that it does not get clocked during the test procedure.

This event appears only in a *setup* type Test\_Sequence. It has no attributes.

#### Example:

```
Event 1.1.1.3.1.1.4 Tester SISR Mask ():
```

The following table shows the use of the Tester\_SISR\_Mask event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			Х
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			
GSD	WRP/LBIST			Х
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			
<u></u>	· · · · · · · · · · · · · · · · · · ·	·		· · · · · · · · · · · · · · · · · · ·

Test Vector Formats

### Tester\_SISR\_Seed

This event specifies the initial values to be loaded into the tester's SISRs that are connected to the design primary outputs. In the vector format there is one seed for each primary output in the vector correspondence list. In the node list format, each seed value is prefixed by the name of the primary output. The seed values are specified as hexadecimal strings.

This event has the <code>fast\_forward</code> attribute. The <code>fast\_forward</code> attribute allows the SISR to be seeded differently for normal or <code>fast\_forward</code> test application. This makes it possible to have the SISR seeds included at the beginning of each <code>Test\_Procedure</code> and still have the option of either (a) comparing signatures and reseeding between successive <code>Test\_Procedures</code> or (b) continuing to the next <code>Test\_Procedure</code> without comparing signatures and reseeding.

### Example:

```
Event 1.1.1.3.1.1.2 Tester SISR Seed ():
```

The following table shows the use of the Tester\_SISR\_Seed event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			X
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			
GSD	WRP/LBIST			X
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

## Tester\_SISR\_Signature

This event is used to specify the primary output signatures against which to compare the contents of the tester SISRs (single-input signature registers). The comparison is done either at the end of the test, or for diagnosis, at some intermediate point. This event type has the attributes iteration, fast\_forward, and final.

**Test Vector Formats** 

## Example:

Event 1.1.1.2.2.7.3 Tester\_SISR\_Signature (iteration=256):

The following table shows the use of the Tester\_SISR\_Signature event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			Х
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			
GSD	WRP/LBIST			X
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			

### Unload\_SR

This event scans out latch values in a scan design environment, the same as the <code>Scan\_Unload</code> event. It differs from the <code>Scan\_Unload</code> event in that the scanned-out values are given by reference to a observable scan chain ID and a vector of values to be observed at the output of that observable scan chain, rather than as a set of latch values. It has two attributes:

■ measure\_register

This is the ID of the associated observable scan chain. It correlates to the *Measure Register Application Object* which describes this observable scan chain.

number\_shifts

The number of shifts necessary to scan out the given values. The unloading of the observable scan chain starts with the first (left-most) logic value in the measure vector and continues for the number of shifts stated until all values have been scanned out.

Values are those scanned out of representative measure latches (RMLs). Scan path inversions between the latch being scanned out and the observable scan chain output are factored into the scan-out values given.

**Test Vector Formats** 

**Note:** All Unload\_SR events within a pattern take place in parallel.

## Example:

```
Event 1.1.1.1.4.1 Unload_SR (measure_register = 3, number_shifts = 8)
110100010;
```

The following table shows the use of the Unload SR event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			X
GSD	WRP/LBIST			
	OPMISR/OPMISR+			
	XOR Compression			
	Full/Partial Scan			X

### **Use Channel Masks**

The Use\_Channel\_Masks event specifies what masking is to occur for each and every scan cycle in which response data could be unloaded into the MISR. There should be as many entries as there are scan cycles to completely load and unload the scan chains for each test. Each entry is an encoded value for the state of the channel\_mask\_enable (CME) signals. The value 0 signifies to perform no masking on that scan cycle and so the CME pins should be set to their defined stability values. For easier reading, zero (0) values are printed as periods (.) and simply indicate that no masking is being done of those scan cycles. A value of 1 selects to use mask register 1 for that scan cycle if there is a mask register defined and to mask all channels if there is no mask register. A value of two indicates to use mask register 2 on that scan cycles or to use the mask-all channels capability if there is no mask register 2. Similarly on up to a value of up to 15, that indicates to use mask register 15 or the mask-all channels capability if mask register 15 does not exist.

## Example:

```
Mask_Reg 1 = 10100010
Mask_Reg 2 = 11111111;
```

**Test Vector Formats** 

The following table shows the use of the <code>Use\_Channel\_Masks</code> event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST			
	OPMISR/OPMISR+			Χ
	XOR Compression			X
	Full/Partial Scan			
GSD	WRP/LBIST			
	OPMISR/OPMISR+			Х
	XOR Compression			Χ
	Full/Partial Scan			

## Wait Osc

This event synchronizes other events with the operation of a free-running oscillator which has been initiated by a  $Start_Osc$  event. The oscillator pin is identified by the  $Wait_Osc$  event. When a  $Wait_Osc$  event is encountered, all further action halts (if necessary) until the specified number of oscillator cycles have elapsed. The oscillator cycle count is specified as an integer, representing the number of cycles since the previous  $Wait_Osc$  (or  $Start_Osc$ ) event.

All pins in the Wait\_Osc event must be in the same correlated set. A cycle count of 0 means that any preceding events were applied independent of the oscillator.

When two or more <code>Wait\_Osc</code> events appear consecutively, they are assumed to be concurrent; the "wait time" is the maximum time specified by any one of the <code>Wait\_Osc</code> events in the group, where the time is calculated by multiplying the number of cycles specified by the period of that oscillator. Encounter Test will indicate an error condition if the nostability attribute is set in some <code>Wait\_Osc</code> event for which the number of cycles is not sufficient to account for the maximum time calculated for all <code>Wait\_Osc</code> events in that consecutive group.

**Test Vector Formats** 

This event has the following attributes:

## Cycles

Expressed as Cycles = n where n is the number of oscillator cycles since the previous Wait\_Osc or Start\_Osc event.

This attribute is required; there is no default.

## nostability

The presence of this attribute means that the design is not expected to be stable at this time. A Wait\_Osc event with this attribute would be placed at a point in the sequence where the Encounter Test sequence verifier needs to know the relative time in terms of oscillator pulses, but should not be checking for stability. If this attribute is not present, the sequence verifier will issue an error message if the design is not stable.

#### off

The presence of this attribute means that subsequent events are to be applied independent of the oscillator signal. The default, with this attribute omitted, means that subsequent events are synchronized with the oscillator signal, and implies that another <code>Wait\_Osc</code> event will follow some intervening events, possibly in another pattern.

## Example:

```
[ Pattern;
 Event Scan Load (): 1011100010010101;
1 Pattern;
[ Pattern;
 Event Stim PI ():.0..101001;
 Event Measure PO ():;
] Pattern;
[ Pattern;
 Event Wait_Osc (Cycles=0): "Pin.f.l.ckt.nl.osc";
Event Stim_PI ():.1....; # Apply "go" signal to apply a
                                 system clock cycle from OPCG logic.
 Event Pulse PPI (): C1=+;
 Event Pulse PPI (): C2=+;
 Event Wait Osc (Cycles=4,Off): "Pin.f.l.ckt.nl.osc";
Pattern;
[ Pattern;
 Event Scan Unload ():;
Pattern;
```

**Test Vector Formats** 

The following table shows the use of the Wait\_Osc event:

		Mode initialization	Custom scan protocol	Test pattern sequences
LSSD	WRP/LBIST	Χ	Χ	X
-	OPMISR/OPMISR+	Χ	X	X
	XOR Compression	Χ	Χ	X
	Full/Partial Scan	Χ	Χ	X
GSD	WRP/LBIST	X	X	X
	OPMISR/OPMISR+	Χ	Χ	X
	XOR Compression	Χ	Χ	X
	Full/Partial Scan	Χ	Χ	X

# **Application Object**

An application object can be added to certain TBD objects. An application object has the purpose of providing a means of associating Encounter Test data with the test pattern data object that would be awkward to handle as simple attributes of the object. Application objects have unique names as described below. The application object is placed immediately after the begin statement of the TBD object to which it is attached, and may be interspersed with Keved Data. Application objects can not be attached to events.

## **Begin\_Test\_Mode Application Objects**

There are two types of application objects that are used to indicate the current test mode of the design.

- [Going\_To\_Mode: *Test Modename*];
  - This object is on the first pattern of a series of patterns that initialize the named test mode.
- [In\_Test\_Mode: Test Modename];

This object is on the last pattern of a series of patterns that initialize the named test mode.

Test Vector Formats

These objects are used when writing a sigobs sequence, whenever the readout occurs in a different mode from the LBIST mode. They may also appear in exported TBDpatt if the expand modeinit sequence was specified.

## **Sequence Definition Application Objects**

There are six types of Sequence Definition application objects:

- Define\_Sequence a sequence definition containing a sequence of patterns. See <u>"Define\_Sequence"</u> on page 111.
- SegDef a referral to a Define\_Sequence. See <u>"SegDef"</u> on page 123.
- SetupSeq a referral to another sequence definition that provides design initialization (beyond that of the mode initialization sequence) specific to the test sequence (definition) to which this object is attached. See <u>"SetupSeq"</u> on page 123.
- EndupSeq a referral to another sequence definition that quiesces the BIST controller at the end of running BIST. See <u>"EndupSeq"</u> on page 123.
- TestSeqType a descriptive key used by Manufacturing to catalogue tests in their database. See <u>"TestSeqType"</u> on page 124.
- Lineholds required lineholds to make this sequence work. See <u>"Lineholds"</u> on page 124.

These objects are described in more detail below.

## Define\_Sequence

A sequence definition is a set of patterns which, when applied in the given sequence, accomplishes some purpose. Sequence definitions are stored in the TBDseq file.

LBIST test sequence definitions, when they are used, are copied from the TBDseq file into Vectors, and thus, when the Vectors file is printed, they appear in TBDpatt. This protects against the possibility that the user may import a new or changed version of the test sequence after it is used; information from the sequence definition will be used for delay test. All the sequence definitions used in an experiment will appear as application objects immediately following the [Experiment statement.

A Define\_Sequence has the following attributes:

■ collapsible

Test Vector Formats

Refer to <u>"Test Sequence"</u> on page 34 for an explanation of this attribute. The Test\_Sequence inherits the collapsible attribute from the Define\_Sequence from which the Test Sequence is derived.

extra\_release\_capture

Refer to <u>"Test\_Sequence"</u> on page 34 for an explanation of this attribute. The Test\_Sequence inherits the extra\_release\_capture attribute from the Define\_Sequence from which the Test\_Sequence is derived.

■ osc\_running

This attribute is used by Encounter Test applications to tell whether there are running oscillators at the end of the sequence definition. This attribute is set automatically under the following conditions:

- There is a <u>Start Osc</u> event for a pin in the sequence and no <u>Stop Osc</u> event for the same pin in the sequence following the last <u>Start\_Osc</u> for that pin.
- □ All patterns in the sequence contain <u>Wait\_Osc</u> events. In this case, Encounter Test assumes there is an oscillator running even though the sequence does not contain a <u>Start\_Osc</u> event.

Read Vectors automatically sets this attribute, ignoring its setting in the input data.

## ■ repeat

Specify the number of times this test sequence is to be repeated. This attribute is valid only on test and scansequence type sequences. On a test sequence definition, this attribute is used only for LBIST. If the sequence is used to drive stored pattern test generation or WRPT, the repeat attribute is ignored. WRPT actually replaces it with its own repeat count.

This attribute is optional. If not specified, the number of repetitions for each application is ascertained by other means. For a test sequence, the number of repetitions is specified by a user parameter. For a scan sequence, the number of repetitions depends on the length of the scan chains.

sequences\_have\_memory

This attribute has meaning only for the "test" type of sequence definition. When the sequence definition is used to drive test generation, any <code>Test\_Procedure</code> containing <code>Test\_Sequences</code> derived from this sequence definition will inherit this attribute.

The presence of this attribute means that this test sequence uses (observes) the starting state of some memory element and that this memory element gets updated during the course of the sequence so that successive Test\_Sequences derived from this

Test Vector Formats

defined sequence will have results that are dependent upon activity that occurred in a previous iteration of the test.

For a stored-pattern test, you may be able to omit this attribute even though the above-stated condition is true. If this attribute is not specified, then Encounter Test will set all memory elements (except TC and fixed value latches) to X (unknown values) at the beginning of each iteration of the sequence, thereby removing this dependency upon previous iterations. However, there may be cases where setting all the non-fixed value latches to X destroys the effectiveness of the test. If that is the case, then you should specify this attribute. However, this attribute should not be used if the only memory elements to be preserved are LFSRs (for WRPT and LBIST) and OPC latches. Note that OPC latches are defined as those that are observable only through paths that pass through cut points.

■ dummy	7
---------	---

This attribute	is	used on mi	srreset	sequences	if	these	conditions	exist:
THIS ALLIBATE	13	uscu on mi	STICSCL	30 quelloc3	- 11	111000	COHUMICHIS	CAISI.

- □ On-Product MISR test mode
- ☐ The MISR reset clock is also the pipeline clock

The presence of this attribute indicates that misrreset sequences are not applied during a scan event, but instead are explicitly applied within a manipulated test sequence.

#### type

The sequence type attributes and their meanings are:

□ controlpipelinefill

This sequence type is added during pattern manipulation for patterns inserted after a scan event that cause the explicit scanning in of the last number of scan bits.

- □ include
  - This sequence type includes an optional file that the user can specify.
- □ modeinit

A sequence that brings the design from an unknown state to the stability state for the test mode. If the test mode has fixed-value latches, the modeinit sequence loads them. For more information, refer to "Requirements of Initialization Sequences" in the Encounter Test: Guide 2: Testmodes.

□ scanop

Test Vector Formats

The overall scan operation that loads and unloads the scannable latches. This sequence consists of a series of Apply events, which identifies the order in which the scan sections are to be applied. See <u>Appendix A</u>, "Scan Operation" for a diagram.

scanentry

An optional sequence component of the scan operation that exists primarily in support of 1149.1 scan protocols. It is used for those cases in which 1149.1 TAP scan stored pattern test generation is performed in some state of the TAP controller other than Run-Test/Idle.

The scanentry sequence exists to allow each scan section to start at the same TAP controller state, or at least in compatible states. This would make it possible to support dropping scan sections from the scanop without affecting the viability of the scan sections retained. This section dropping capability is not presently supported, but the scanentry sequence is nonetheless defined and supported to forestall a migration problem should the Encounter Test support posture change.

scansection

A sequence that loads and unloads some subset of the scannable latches. Encounter Test automatically produces only a single scansection sequence. A scansection sequence as created by Encounter Test consists of a series of Apply events that identify the scanprecond, skewunload, scansequence, and skewload sequences that, when applied in succession, accomplish the scan operation. You can also create your own scansection, refer to "Custom Scan Protocols" in the Encounter Test: Guide 2: Testmodes.

□ scanexit

An optional sequence component of the scan operation that exists primarily in support of 1149.1 scan protocols and only in cases where there is more than one scan section. It exists to return to the state in which test generation is being performed, after all scan sections have been processed.

scanprecond

A sequence that brings the design from its stability state to the state where this section's scansequence can be applied. This is usually one or two patterns that apply the values to scan gates, output inhibits, and the like.

□ skewunload

A sequence that can be appended in front of the scan sequence to perform a skewed unload. For LSSD designs, this consists of a single pattern that pulses all the B shift clocks.

□ scansequence

Test Vector Formats

The clocking sequence used for loading and unloading all the latches that are scannable in the scan section. Within the sequence are dummy stim and measure events (Set\_Scan\_Data and Measure\_Scan\_Data) that tell when and on which pins to insert or observe the stim latch or measure latch values respectively.

misrobserve

This sequence establishes the MISR Observe state by setting the MISR\_READ pins to their value. A Measure\_MISR\_Data event is then included to observe the MISR contents on the MISR\_OBSERVE pins. Another Stim\_PI is then applied if needed to reset the values on the MISR\_READ pins back to the scan state.

For additional information, refer to:

- "On-Product MISR Controls" in the Encounter Test: Guide 1: Models.
- <u>"Measure\_MISR\_Data"</u> on page 73
- <u>"Stim PI"</u> on page 98

The misrobserve sequence exists in the scanop after the scansequence and before the skewload and scansectionexit sequences. Refer to Appendix A, "Scan Operation" for details on the scanop structure.

☐ misrreset

The misrreset sequence immediately follows the MISR\_Observe\_Sequence. It establishes the MISR Reset state by setting the MISR\_RESET\_ENABLE pins to their values, then pulses the MISR Reset clock and pulses all the B clocks. Another Stim\_PI is then applied if needed to reset the values on the MISR\_RESET\_ENABLE pins back to the scan state.

For additional information, refer to:

- O "On-Product MISR Controls" in the Encounter Test: Guide 2: Testmodes.
- <u>"MISR Reset"</u> design state in the Encounter Test: Guide 2: Testmodes.
- O "Stim\_PI" on page 98

The misrreset sequence exists in the scanop after the scansequence and before the skewload and scansectionexit sequences. Refer to Appendix A, "Scan Operation" for details on the scanop structure.

□ diagobserve

This sequence is used to switch the design from the On-Product MISR test mode to the diagnostics test mode where the channel latch data can be scanned out. This

Test Vector Formats

sequence may be empty if there is no difference in the stability state between the On-Product MISR test mode and the diagnostics test mode.

☐ diagreturn

This sequence is used to switch the design from the diagnostics test mode to the On-Product MISR test mode after a diagnostic measure event. If the <code>Diagnostics\_Observe\_Sequence</code> is empty, this sequence will be empty also.

□ nonscanflush

The nonscanflush sequence is used by Encounter Test in two situations. In both cases, the nonscanflush sequence is automatically inserted into the test sequence immediately after the scannable latches have been loaded.

- O Generation of pseudo-random tests. The nonscanflush sequence re-initializes the non-scannable memory elements after each scan load, allowing them to have new pseudo-random states for each test, along with the scannable memory elements.
- O Generation of scan-based or weighted random pattern tests with the nonscanlatch=flush option.
- □ scanlastbit

An optional component sequence of the scan operation that exists primarily in support of 1149.1 scan protocols. It scans the last bit of the scan section for which the preceding scansequence scanned the first N-1 bits. The reason for its existence and the reason the scansequence stops one bit short is to accommodate those cases in which the scanop returns the TAP controller to some state other than Shift-DR. This cannot happen without at some point entering the Exit1-DR state, and going from the Shift-DR state to the Exit1-DR state causes one final shift to occur, hence the name scanlastbit.

□ skewload

A sequence that can be appended to the end of the scan sequence to perform a skewed load. For LSSD designs, this consists of a single pattern that pulses all the A shift clocks.

scansectionexit

The scansectionexit sequence exists to allow each scan section to end at the same TAP controller state, or at least in compatible states. This would make it possible to support dropping scan sections from the scanop without affecting the viability of the scan sections retained. This section dropping capability is not presently supported, but the scansectionexit sequence is nonetheless

**Test Vector Formats** 

defined and supported to forestall a migration problem should the Encounter Test support posture change.

□ loadsuffix

A sequence that is optionally applied immediately after the scanop sequence. When applied, the loadsuffix sequence is copied into the test sequence immediately after the scan load event. The loadsuffix sequence is used to move values from the scan shift registers into any stable scan bits attached to them. This mechanism is used, for example, to deal with the UPDATE stage of the 1149.1 TAP controller operation. In LSSD terms, the loadsuffix sequence is used to load L3 latches, which should normally be fed from L1 latches. When scan chains are reported, these are included in the listing correlated with a specific bit position within a controllable scan chain.

prpgsave

A sequence that copies the state of all on-board PRPGs into their respective shadow registers. This sequence is used when applying tests using Fast Forward.

□ prpgrestore

A sequence that copies the state of all on-board PRPG shadow registers into the corresponding PRPGs. This sequence is used when applying tests using Fast Forward.

□ test

A sequence that specifies the order of operations (patterns and events) for a <code>Test\_Sequence</code>. This type of sequence definition may be thought of as a template to be used for some <code>Test\_Sequences</code>.

□ setup

This sequence definition type becomes a setup type Test\_Sequence when it is used in a Vectors Experiment. Refer to <a href="mailto:setup">setup</a> on page 34.

□ endup

Endup type sequences are to be applied at the end of a BIST operation and before reading out the MISR contents. An endup sequence may be necessary for shutting down a phase-locked loop, or moving a BIST controller state machine into some desired end state. It is not required to have an endup sequence if the design has no such special requirements.

□ sigobs

A signature observation sequence is used for reading out the results of a BIST test. A typical signature observation sequence consists of switching the design into a

Test Vector Formats

scan mode, and then a Scan\_Unload event to scan out the MISR (and, for diagnostics, the channel latch) states.

channelmaskprecon

A channel mask preconditioning sequence defines how to precondition the design to allow loading the mask bits. This sequence is applied on top of the scan state and enables loading of the channel mask register from the Channel\_Mask\_Input (CMI) pins.

□ channelmaskcycle

This sequence iterates one cycle of the shift-loading of the channel mask registers.

□ channelmaskexit

This sequence returns to the scan state so that scan cycles can begin.

□ channelmaskload

This sequence applies the prior three sequences in order.

□ scanfill

This sequence contains the number (1 or more) of scan cycles to be explicitly simulated at the end of a scan load. The sequence is copied into all tests created during ATPG immediately following all  $scan_load$  events and all scan data is backed up in the scan chains n bit positions to account for these extra shift cycles. This update of the ATPG created tests allows simulators to correctly compute values that are loaded into non-scan latches/flops as a result of the clocks applied during the last n cycles of the scan load operation. These additional scan cycles are added to the normal scan depth based on the length of the longest scan chain. This sequence is automatically generated with n explicit scan cycles.

The difference between scanfill and nonscanflush is that the latter is a custom sequence of patterns that are applied after the scan chain has been loaded. The nonscanflush patterns are used to load latches that are not on a scan chain. The scan chain is frozen during this sequence and values from bits within the scan chain are loaded into non-scan latches.

Keep the following points in consideration while working with scanfill:

O Introduce a scanfill sequence during: build\_testmode seqdef=xxx seqpath=yyy

An example is shown below:

```
[ Define_Sequence xxx (scanfill) ;
[ Pattern (pattern_type=static);
Event Stim PI ():
```

February 2013 118 Product Version 12.1.101

Test Vector Formats

```
...any stim PI events;
] Pattern ;
[ Pattern (pattern_type=static);
Event Set_Scan_Data ()
...List the Scan input pins ;
Event Pulse () :
...list the clock or clocks to pulse;
] Pattern ;
];
## Set_Scan_Data () tells Encounter Test when to apply the scan input values.
```

 Define the number of scan shifts within the scanfill sequence using the SCAN statement with the input modedef file.

### O After ATPG:

If you write out the TDBPatt, you will see that the <code>Stim\_Latch</code> event placed before the custom scanfill sequence will have the scan chain values offset by the appropriate number of scan shifts. The bits closest to the scan out are "do not care" and should be filled with the values set for these and all the other don't care bits in the vector (these bits are included in the bit bucket anyway after the scanfill is executed).

The Stim\_Latch event is followed by the custom user-defined scanfill sequence. The scan data in pins are either explicit ATPG requested values or do not care and thus the latch fill settings determine what gets applied.

- Only limited error checking can be done with a scanfill sequence. Most errors are detected when test patterns fail simulation or on the tester
- O The scanfill sequence must first apply any PI stimulus needed to return to the scan state as the normal scan\_load sequences set the design into the test generation (TG) state if there are any Test Constraint (TC) test function pins defined. This sequence must then also return the design back to the TG state.

## opcgload

This sequence is used to load OPCG registers and applies the following sequences:

O opcgprecon

This sequence puts the design into the scan state for the OPCG registers based on the assumption that the design starts in the TG state. Note that this loading of OPCG registers is done via a setup sequence that is applied prior to any associated test\_sequence and as such the same entry condition as for any test sequence is assumed, that is, the TG state.

O opcgcycle

Test Vector Formats

This sequence is repeated and shifts the OPCG scan chains 1 bit for each cycle.

### O opcgexit

This sequence returns to the TG state of the design after the OPCG registers are loaded.

## premanipulate\_copy

It is necessary to save the initial (unmanipulated) latch values for designs with scan control pipelines and <code>Scan\_Load</code> events rather then <code>Compact\_Scan\_Load</code> events. During manipulation of the test vectors an <code>Internal\_Scan\_Load</code> event containing the initial latch values is created and stored within the manipulated test vectors. The pattern containing this <code>Internal\_Scan\_Load</code> event is marked with a sequence attribute of <code>premanipulate\_copy</code> making it readily identifiable during simulation.

## Audit attributes

These attributes are set by Encounter Test. Upon Import, all audit information is reset as described below. Audit information is kept for any Force events contained in the sequence and for any pseudo PI events contained in the sequence as well as additional audit information as described below. The audits are carried as binary flags in Vectors:

## **a.** Sequence contains Force events

This flag is set if any Force events are to be found within this sequence definition.

### **b.** Sequence contains pseudo PI events

This flag is set if any <code>Stim\_PPI</code>, <code>Pulse\_PPI</code>, or <code>Stim\_PPI\_Clock</code> events are to be found within this sequence definition, or if this is not a modeinit sequence definition and there are any pseudo PIs defined for this test mode with stability values (TIs, TCs, or clocks). Note that stability pins (and stability pseudo PIs) are always assumed to be at their stability states after the mode initialization sequence has been applied.

### **c.** Verification has been run on this sequence

This flag is set if Verify Sequences was run on this sequence definition. Read Vectors resets this flag.

## d. Sequence failed verification

This flag is set if Verify Sequences was run on this sequence definition and some check (unique to the sequence verifier) failed. Read Vectors resets this flag.

#### e. Force events verified

**Test Vector Formats** 

This flag is set if all Force events were found to be redundant--the forced nets were already at the "forced-to" state and would have remained there throughout the duration of the hold parameter even if they had not been forced. Read Vectors resets this flag.

f. pseudo\_PI events verified

This flag is set if verification has been run and all pseudo PI events were found to be correct. Read Vectors resets this flag.

**g.** Seguence contains an oscillator event on a non-clock pin.

This flag is set if any <u>Start Osc</u>, <u>Stop Osc</u>, or <u>Wait Osc</u> is found on a pin that is neither a clock nor oTl.

This audit information is expressed in TBDpatt format by the following attribute keywords:

☐ Forces\_unverified

This attribute keyword will appear if flag 1=1, flag 3=0, and flag 5=0.

☐ Forces\_verified

This attribute keyword will appear if flag 5=1.

☐ Forces\_bad

This attribute keyword will appear if flag 1=1, flag 3=1, and flag 5=0.

□ PPI unverified

This attribute keyword will appear if flag 2=1, flag 3=0, and flag 6=0.

PPI\_verified

This attribute keyword will appear if flag 6=1.

☐ PPI bad

This attribute keyword will appear if flag 2=1, flag 3=1, and flag 6=0.

☐ Failed\_verification

This attribute keyword will appear if flag 4=1.

☐ Invalid\_oscillator

This attribute keyword will appear if flag 7=1.

manipulation\_required

Test Vector Formats

This audit indicates patterns must be manipulated before they can be committed. This audit is set during any application that creates test patterns if the test mode statistics indicate that a non-zero pipeline depth has been specified. Refer to "ASSIGN" in the *Encounter Test: Guide 2: Testmodes* for related information.

not\_manipulated

This audit indicates the patterns have not yet been manipulated and must be manipulated before they can be committed. This audit is set by an application that sets the manipulation\_required audit. The audit is reset only by using insert\_pipeline\_vector\_sequence. Refer to "insert vector pipeline sequence" in the Encounter Test: Reference: Commands.

There is no audit keyword.

■ user defined

This attribute is present if the associated sequence was defined by the user rather than system generated.

The writer of a sequence definition may choose to invoke another sequence by means of the Apply event. Sequences invoked by Apply in a manually written sequence do not necessarily have a specified sequence type.

Define\_Sequence is a collection of patterns. Only one dynamic pattern is allowed within a Define\_Sequence. A sequence definition may contain keyed data and Timing\_Data, Lineholds, SetupSeq, EndupSeq, and TestSeqType application objects.

Following is an example showing the placement of a Define\_Sequence statement in an Experiment:

#### where:

- sequence\_abc is the name of the sequence definition
- □ 19951002204813 is the date-time stamp of when the sequence definition was created

Test Vector Formats

## SeqDef

This includes the name of the sequence definition used by this test sequence for timing information or for LBIST and the date and time that the sequence definition was created. The sequence definition being referred to must exist as an application object on the experiment which this test sequence is in.

A SeqDef object can appear only in a Test\_Sequence.

## SetupSeq

This specifies the name of another sequence definition to be used as the setup sequence in the test procedure when the original sequence definition (the one that contains this SetupSeq object) is used as a test sequence. Any initialization requirements needed to run the original sequence definition as a test sequence must be satisfied by either the test mode initialization sequence, the test sequence itself, or the setup sequence (or a combination thereof). If there is no need for a setup sequence, then this object should be omitted.

For example, suppose the sequence named XYZ\_Setup is required to initialize OPC logic before running a series of tests using the test sequence named OPCG\_Test\_Seq\_XYZ. They would be coded as follows for import into the TBDseq file. All usages of this pair of sequences refer only to OPCG\_Test\_Seq\_XYZ. XYZ\_Setup, the setup sequence, will be automatically used as needed.

```
[ Define_Sequence OPCG_Test_Seq_XYZ (test);
    [ SetupSeq=XYZ_Setup ];
    [ Pattern ();
    .
    .
    .
] Define_Sequence OPCG_Test_Seq_XYZ;
[ Define_Sequence XYZ_Setup (setup);
    [ Pattern ();
    .
    .
    .
] Define_Sequence XYZ_Setup;
```

# EndupSeq

Specify the name of a sequence definition that runs at the end of the BIST process to shut down, or "quiesce" the BIST controller. If there is no special quiescing process for your BIST controller, then this object is omitted.

Example syntax:

**Test Vector Formats** 

```
[ EndupSeq=lbiststop ];
```

## **TestSeqType**

This is a character string that describes the test, used by Manufacturing as a sort of catalogue index in the data base where the tests for a design are stored. The exact character string to use depends upon certain parameters of the test sequence as defined by your manufacturer. Some manufacturers may not require that this object be specified at all.

## Example syntax:

```
[ TestSeqType=C2WCC1 ];
```

#### Lineholds

This is a list of lineholds that are required for the sequence to work properly.

**Note:** It may also include lineholds that are not required--Encounter Test does not check for the specification of unneeded lineholds.

The purpose of this is to ensure that if lineholds are required to get the sequence to pass the Sequence Verifier properly, then the same lineholds will be used with this test sequence in the test generation process. This is the only vehicle by which lineholds can be specified to the Sequence Verifier.

The syntax of each linehold is "<object name>"=<value> where:

- <object name> is either a pin name, a net name, a block name, or a PPI name
- <value> is 0, 1, X, Z, W, L, or H

### Example syntax:

```
[ Lineholds () :
    "Netname_A"=1
    "Netname_B"=0 ;
] Lineholds;
```

## Sort\_keys

This application object is associated with a Test\_Sequence and stores the number of faults detected by the Test\_Sequence. The syntax of sort\_keys:

```
[ sort_keys (sone = n ) key= value {key= value... };]
```

Test Vector Formats

Key names represent test objectives and the values represent the number of each test objective detected by the Test\_Sequence to which the object is attached. key can be one of:

- □ null
- □ static
- □ dynamic
- □ iddq
- driver\_receiver
- ☐ stuck\_driver
- □ dynamic\_stuck\_driver
- □ shorted\_net
- user provides a means for users to sort patterns using their own criteria.

value is an integer greater than or equal to zero (0)

■ sone specifies whether fault detection counts are based on sofe (sone=1), dictionary mode (sone=255), or a value between 1 and 255. SONE stands for S top O n N th Error.

## Ignore Measures

Ignore\_Measures causes the specified primary outputs or scannable latch states to be set to X in all Measure\_PO or Scan\_Unload events within the associated Test\_Procedure. It also prevents faults from being marked tested at the specified primary outputs and latches. While Ignore\_Measures causes the specified primary outputs and latches to be masked for observation, it does not affect the states on their associated nets during simulation. Ignore\_Measures is used for dynamic tests when the path(s) feeding the specified latch or PO are longer than the maximum path length, or there are incomplete or incorrect delays in the logic that feeds it. Ignore\_Measures may also be used in static tests when there is any reason not to trust the simulated values at a given latch or primary output.

Ignore\_Measures can appear in a Define\_Sequence, a Test\_Procedure, a Test\_Sequence, or Timing\_Data.

When importing test sequence definitions, include the object on the Timing\_Data object, if Timing\_Data is specified, or on the Define\_Sequence, if no Timing\_Data exists.

Test\_Procedures automatically generated by Encounter Test from this

Define\_Sequence will include the Ignore\_Measures object copied from the

Define\_Sequence or Timing\_Data. When importing Encounter Test pattern data

Test Vector Formats

containing Test\_Procedure objects, place the Ignore\_Measures object directly on the Test\_Procedure. If also included on an associated Define\_Sequence or Timing\_Data object, the Ignore\_Measures objects should be consistent, although Encounter Test will not make any check for consistency.

There are two types of Ignore\_Measures:

☐ Ignore\_Latches

This keyword identifies a list of latches that are not to be observed.

☐ Ignore\_POs

This keyword identifies a list of primary outputs that are not to be observed.

These application objects have one attribute:  $default_value = 0 | 1$ . This value allows the specification of just the latches or POs which are to be measured, thus reducing the effort required when the majority of latches or POs are to be ignored. The default is 0.

The following is an example of the Ignore\_Measure construct in TBD:

```
[ Test_Procedure 1.1.1.2 (static_faults = 35919, percent_static_faults =
50.325752);
   [Ignore_Measures;
        Ignore_Latches (default_value=0):
            Block.f.l.cd.nl.cd_bufl_a.sden2_ph2_lt.zph2_lt.scan_lt.sq1.master=1;
        Ignore_POs:
            Pin.f.l.cd.nl.cd_primary_output_pin_5=1;
        ]Ignore_Measures;
```

#### **Notes**

- 1. The Ignore\_Measure object is valid only on a Test\_Procedure, Test\_Sequence, Define\_Sequences, and as part of the TimingData.
- 2. A "1" means to ignore measures on the latch/PO.
- **3.** Ignore\_Measure is also supported in vector format.

## **Application Objects for Test Data Migration**

This section describes objects used or created by Test Data Migration applications.

## Create Core Tests Application Objects

The following application objects are created or used by Create Core Tests.

**Test Vector Formats** 

■ Macro\_Tester\_Loop

This is used to specify the name of a macro test algorithm to be used for a macro group. It is a reset point for each macro group (that is, a complete test algorithm is started at a tester loop and is not finished until the end of the tester loop). Using a different tester loop for each test algorithm-macro group combination forces them to be independent so that diagnostic data can be collected for each individual group.

A Macro\_Tester\_Loop statement can appear only in a Tester\_Loop. Following is an example showing the placement of the Macro\_Tester\_Loop statement in a Tester Loop:

```
[Tester_Loop 1.1.1 ();
  [Macro_Tester_Loop(macro_algorithm=alg1,mic_name=mic1);
  macros_in_group=(65, 140, 296);
  ]Macro_Tester_Loop;
```

■ Macro\_Test\_Procedure

This designates that the containing Test\_Procedure defines a macro operation, and specifies the name of the operation.

A Macro\_Test\_Procedure statement can appear only in a Test\_Procedure. Following is an example showing the placement of the Macro\_Test\_Procedure statement in a Test\_Procedure:

```
[Test_Procedure 1.1.1.1 ();
  [Macro_Test_Procedure (macro_operation=read);
  ]Macro_Test_Procedure;
```

Each operation can be further divided into sub-groups in the contained test sequences.

■ Macro Test Sequence

This is used to define macro sub-groups for an operation. The sequence contains all the patterns necessary to perform the operation for this sub-group.

A Macro\_Test\_Sequence statement can appear only in a Test\_Sequence. Following is an example showing the placement of the Macro\_Test\_Sequence statement in a Test\_Sequence:

```
[Test_Sequence 1.1.1.1.1 ();
    [ Macro_Test_Sequence;
    macros_in_subgroup=(65, 140);
    ] Macro Test Sequence;
```

## Application Objects for TDM Vectors

When *Convert Vectors for Core Tests* is invoked, a special kind of Vectors is created, called *TDM* Vectors, which contains no references to internal structure elements of the entity for which test data is being migrated. It is necessary to so restrict the migrateable Vectors

**Test Vector Formats** 

because the Encounter Test model for the higher level structure to which test data is being migrated may not contain the full logic expansion for the lower level entity whose test data is being migrated. This is commonly the case, for instance, when test data is being migrated from a core to an ASIC+core package.

**Note:** TDM Vectors cannot be read into Encounter Test except as an input to Create Core Tests when test data migration is being performed.

There are four application objects present in TDM Vectors to make it structure-independent. These application objects are attached to the Vectors handle.

	PΙ	V	e(	ct	O	r

The PI Vector Applica	ation Object gives the d	correspondence betweer	า PI node
identifiers and PI pin n	ames. It contains the foll	owing for each primary i	nput pin:

- Primary input pin node ID
- Primary input pin name
- □ Test function pin attributes

**Note:** A bi-directional I/O is present in both the *PI Vector Application Object* and the *PO Vector Application Object*.

#### PO Vector

The *PO Vector Application Object* gives the correspondence between PO node identifiers and PO pin names. It contains the following for each primary output pin:

- Primary output pin node ID
- Primary output pin name
- Test function pin attributes

**Note:** A bi-directional I/O is present in both the *PI Vector Application Object* and the *PO Vector Application Object*.

## ■ Controllable Register

A *Controllable Register Application Object* is present for each controllable register defined for the test mode. It contains the following information:

- Controllable register ID (an integer)
- Scan-in pin node ID
- Number of bits

**Test Vector Formats** 

Name of load section preconditioning sequence
 Name of load sequence
 Observable Scan Chain

A *Observable Scan ChainApplication Object* is present for each observable scan chain defined for the test mode. It contains the following information:

- □ Observable scan chain ID (an integer)
- Scan-out pin node ID
- Number of bits
- □ Name of unload section preconditioning sequence
- Name of unload sequence

## Pattern\_Source Application Object

This object is attached to the experiment level of TBDbin hierarchy and serves to identify the original source of the patterns. The Pattern\_Source object contains the following information:

- Source ID the source record ID used to relate this object to a specific Pattern\_Map object (integer).
- Source Type the type of source file (integer): STIL (0) or TBDbin (1) or EVCD (2).
- Source File Name the file name, excluding the path, of the STIL or TBDbin file used as the source of the patterns (string).
- Source File Date the date of the source file in MM/DD/YY format (string).
- Source File Time the time of the source file in HH:MM:SS format (string).
- Source File Version the version of the source file (string).

The following is an example of the Pattern\_Souce object:

```
[ Pattern_Source ( Source_ID = 0, Type = "TBDbin", File =
"TBDbin.lssd_static.gsc", Date = "02/05/04", Time = "56:21:15", Version = "0" )
] Pattern_Source;
```

**Test Vector Formats** 

## Pattern\_Map Application Object

This object is attached to each pattern of the TBDbin hierarchy that contains a measure event. and serves to identify the original source of the patterns. The Pattern\_Map object contains the following information:

- Operation ID the operation ID that relates this object to a specific Pin\_Map object (integer).
- Source ID the source record ID used to relate this object to a to a Pattern\_source object (integer).
- Reference a location reference into the source file (as identified by the Source ID field) which caused the measure contained within the pattern to be created. For STIL source files, this is the STIL statement number. For TBDbin source files, this is the TBD odometer value. The type of source file is identified in the referenced Source ID object.

The following is an example of the Pattern\_Map object:

## Pin\_Map Application Object

This object is attached to the experiment level of TBDbin hierarchy and serves to identify the original source of the patterns. The Pin\_Map object contains the following information:

- Operation ID the operation ID that relates this object to a specific Pattern\_Map object (integer).
- Operation Name the name of the operation (string)
- Instance the cell instance identifier; the identifier is the hierIndex of the cell.
- SoC Node the SoC node value; repeated for each cell output pin.
- Pin Name the pin name associated with the node; repeated for each cell output pin.
- Scan Offset the Scan\_Offset value for the pin; repeated for each cell output pin.
- Scan Length the length of the scan chain; repeated for each cell output pin.
- Invert the Invert value for the pin; repeated for each cell output pin.

The following is an example of the Pin\_Map object:

```
[ Pin_Map( Operation_ID = 1, Operation_Name = "IDDQTEST", Instance = 30715, ):
SoC_Node = 22698, Pin_Name = "DONEOUT", Scan_Offset = 0, Scan_Length = 0, Invert = no;
SoC_Node = 22649, Pin_Name = "INITBOUT", Scan_Offset = 0, Scan_Length = 0, Invert = no;
] Pin_Map
```

Test Vector Formats

## Target\_Faults

This object lists the faults targeted by ATPG when the <code>Test\_Sequence</code> was created. It lists the faults and the observation point (scan cell or primary output) intended to detect the fault. The syntax is as follows:

```
Fault = fault_index MeasurePoint = name

Example:
[ Test_Sequence 2.1.1.2.2 ();
[ Target_Faults;
Fault = 22538 MReg = 2 Bit = 21
Fault = 57122 MReg = 0 PO = 11
Fault = 19425 MReg = 1 Bit = 13
```

## **Delay Test Application Objects**

The following application objects are created and used by Encounter True Time delay test.

## Timing\_Data

] Target Faults;

Timing\_Data is attached to a Define\_Sequence application object. Timing\_Data contains the pin timings plus other application objects which were used in the derivation of the pin timings.

The timings represent the points in time that the events in the <code>Define\_Sequence's</code> dynamic pattern change state during functional simulation or on a tester. You can have multiple <code>Timing\_Data</code> attributes if each timing is derived under different circumstances (process variations, lineholds, <code>observe\_points</code>, and delay data).

The following is a list of the Timing\_Data attributes and their definitions:

■ timing\_data\_type

This indicates whether the timing data was derived manually or automatically. When TBDpatt or TBDseqpatt is imported and Timing\_Data exists, timing\_data\_type is set to manual. This attribute is required.

number\_of\_cycles

This indicates how many tester cycles are contained within the pin timings.

early

Test Vector Formats

Specify the best, nominal and worst case for the early mode. See <u>"Delay Timing Concepts"</u> in the *Encounter Test: Guide 5: ATPG* for more information.

■ late

Specify the best, nominal and worst case for the late mode. See <u>"Delay Timing Concepts"</u> in the *Encounter Test: Guide 5: ATPG* for more information.

■ delay\_file\_date\_time\_stamp

If the timings are automatically generated, this defines the instance of the delayModel that was used. This can be used to see if the timings match the delayModel.

■ delay\_file\_name

This specifies the instance name of the delay file used to generate the timings.

VDD

This specifies the voltage of the primary power supply used when developing the delays used to create the timings.

■ VTT

This specifies the voltage of a secondary power supply used when developing the delays used to create the timings.

■ temp

This specifies the temperature used when developing the delays used to create the timings. This is the temperature used to test the product.

delay\_file\_audit\_string

This specifies the audit string from the import of the delayModel. This includes the date and time stamp that were used to create the delays.

■ maximum\_path\_length

This specifies the maximum path length that was used when deriving the tests. Any paths over this size were ignored. The primary outputs of the paths that have been ignored are listed in the Ignore Measures event.

■ minimum\_path\_length

This specifies the minimum path length that was used when deriving the tests. Any paths under this size were ignored. If all paths are smaller than this, then all paths will be considered and this minimum will be ignored.

cycles\_to\_repeat

Test Vector Formats

This describes whether the dynamic pattern was timed expecting that it would be repeated without the design being allowed to settle between repetitions.

## Pin\_Timing

This object is attached to the <code>Timing\_Data</code> object and defines the tester cycles and the times within each tester cycle when specific events are to occur. The events are identified by their relative positions within the dynamic pattern which constitutes the timed portion of the test. The <code>Pin\_Timing</code> object consists of a list of unique timings. There are two types of unique timing entries:

## ■ tester cycle

These define the time that each tester cycle starts. The first always starts at time 0 and all other times are specified relative to this point. This entry type includes the following fields:

- tester\_cycle a keyword to indicate that this is a tester cycle entry
- □ The time of this tester cycle
- □ The cycle number

For example, tester\_cycle 0.000000 ps cycle 1.

## individual pin timings

These define the time that a specific action is to occur on each pin. The action is defined by identifying the event and its type. The pin is identified by name. The timing information includes both the time relative to the beginning of the first cycle and the number of the tester cycle. This entry type includes the following fields:

- □ A keyword to identify the TimingType of either:
  - O stim\_PIs (see <u>"Stim PI"</u> on page 98)
  - O stim\_clocks (see <u>"Stim\_Clock"</u> on page 95) leading\_edge\_of\_pulse
  - O trailing\_edge\_of\_pulse
  - O PO\_strobe
  - O stim\_PPIs (see <u>"Stim\_PPI"</u> on page 100)
  - O stim PPI clocks (see "Stim PPI Clock" on page 101)
  - O leading\_edge\_of\_PPI\_pulse (see "Pulse PPI" on page 79)
  - O trailing\_edge\_of\_PPI\_pulse

**Test Vector Formats** 

	Α	keyword	to	identify	/ the	Node	Type	of:
--	---	---------	----	----------	-------	------	------	-----

- O PI a pin identified by name, hierarchical index, or flat index depending on the TBDpatt\_Format model\_entity\_form.
- O PO a pin identified by name, hierarchical index, or flat index depending on the TBDpatt\_Format model\_entity\_form.
- O PPI a pseudo Pl name
- O cut\_point a net identified by name, hierarchical index, or flat index depending on the TBDpatt\_Format model\_entity\_form.

Timing on cut points can be expressed either on the individual cut point or on the pseudo PI. If pin timings are given for both a cut point and its pseudo PI, the cut point timing takes precedence. Thus, if a pseudo PI represents 20 cut points and 19 of them have the same timing, this can easily be expressed with one pin timing or the pseudo PI and another pin timing for the unique cut point.

- □ The direction of the signal:
  - O Rising 0 to 1 or Z to 1
  - O Falling 1 to 0 or Z to 0
  - RorF either direction
  - to Z 0 to Z or 1 to Z
- ☐ The time from the first timed event (e.g., 0 ps).
- ☐ The tester cycle that this Pin\_Timing resides within.
- ☐ The number of the event within the dynamic pattern that corresponds with this Pin\_Timing.
- ☐ The node id. Interpretation of this depends on the NodeType field.

### PI or PO

A pin identified by name, hierarchical index, or a flat index depending on the TBDpatt\_Format model\_entity\_form. See <u>"TBDpatt\_Format"</u> on page 23

#### PPI

A pseudo PI name.

**Test Vector Formats** 


## cut\_point

A net identified by name, hierarchical index, or flat index depending on the TBDpatt\_Format model\_entity\_form. See <u>"TBDpatt\_Format"</u> on page 23

Timing on cut pints can be expressed either on the individual cut point or on the pseudo PI. If pin timings are given for both a cut point and its pseudo PI, the cut point timing takes precedence. Thus, if a pseudo PI represents 20 cut points and 19 of them have the same timing, this can easily be expressed with one pin timing for the pseudo PI and another pin timing for the unique cut point.

Figure  $\underline{2-1}$  shows a timing diagram used to create the example Pin\_Timing object of Figure  $\underline{2-2}$ .

Figure 2-1 Timings of a Dynamic Pattern



Test Vector Formats

## Figure 2-2 A Sample Timing for Dynamic Patterns

```
[ Pin Timing:
  tester cycle 0.000000 ps cycle 1;
 leading edge of pulse Rising 200.000000 ps cycle 1 event 1 "release clock" INO";
  trailing_edge_of_pulse Falling 600.000000 ps cycle 1 event 1 "release_clock"INO";
 stim_PIs_RorF_950.000000 ps cycle 1 event 2 "Pin.f.l.omniTest.nl.PINO";
 stim PIs RorF 950.000000 ps cycle 1 event 2 "Pin.f.l.omniTest.nl.PIN1";
  stim_PIs RorF 950.000000 ps cycle 1 event 2 "Pin.f.l.omniTest.nl.PIN2";
  stim PIs RorF 950.000000 ps cycle 1 event 2 "Pin.f.l.omniTest.nl.input1";
  tester cycle 2280.000000 ps cycle 2;
 leading edge_of_pulse Rising 2400.000000 ps cycle 2 event 3 "capture_clock" INO";
 trailing_edge_of_pulse Falling 2800.000000 ps cycle 2 event 3 "capture_clockINO";
 tester cycle \overline{4000.000000} ps cycle 3;
] Pin_Timing;
] Timing Data 1.1.1;
[ Pattern 1.1.1 (pattern_type = static);
  Event 1.1.1.1 Stim_PI_Plus_Random ():
] Pattern 1.1.1;
[ Pattern 1.1.2 (pattern type = dynamic);
 Event 1.1.2.1 Pulse (timed type=release):
"release clock"= +;
 Event \overline{1}.1.2.2 Stim PI (timed type=release);
          # (The sequence definition is a template, so individual stim
          # values do not necessarily appear here.)
 Event 1.1.2.3 Pulse (timed type = capture):
"capture_clock"= +;
] Pattern 1.1.2;
Pattern 1.1.3 (pattern type = static);
Event 1.1.3.1 Scan_Unload ():
] Pattern 1.1.3;
```

## Timing\_Lineholds

This object is attached to the <code>Timing\_Data</code> object and is one of the application objects used in the derivation of the pin timings. Timing derivation is controlled by user entered or automatically generated static lineholds. The <code>Timing\_Lineholds</code> are values that are guaranteed not to change during the release portion of the sequence and so can be used to eliminate logic that can not affect the tests. Only static lineholds are allowed to be <code>Timing\_Lineholds</code>. The set of <code>Timing\_Lineholds</code> can contain both automatically and manually generated lineholds.

## Observe\_Points

This object is attached to the Timing\_Data object and is one of the application objects used in the derivation of the pin timings. This is a list of hierpins. When Observe\_Points is present, only those POs and memory elements were used in the generation of timings.

**Test Vector Formats** 

## Setup\_Patterns

This object is attached to the Timing\_Data object and is one of the application objects used in the derivation of the pin timings. These patterns are used as an auxiliary way to setup the state of the design before timings are calculated.

The Setup\_Patterns are patterns that represent how the design is initialized by the sequences that are portions of the test sequence being timed.

## Timing\_ID

This object is attached to a test sequence and contains the index of the timing data used by this test sequence for timing information. This index refers to the relative order of the timing data within the Define\_Sequence. For example, the following Test\_Sequence refers to the second set of Timing\_Data within the Define\_Sequence named "Atest" and dated "19950330104313".

```
[ Test_Sequence 2 (type = loop, repeat = 256);
  [ SeqDef=(Atest,"19950330104313") ] SeqDef;
  [ Timing_ID = 2 ];
  [ Pattern 1 (pattern type = static);
```

# **Keyed Data**

Keyed\_Data provides a means for passing information through the test pattern data file that Encounter Test applications may or may not recognize. Keyed data can be added to any TBD object in the hierarchy from experiment to event and to a define\_sequence. The keyed data is placed immediately after the begin statement of the block to which it is attached.

Keyed data consists of character string pairs. In each pair, the two character strings are separated by an = sign. Each character string should be enclosed in double quotes ("). The string to the left of the equal sign is referred to as the key and the character string to the right is the data. Both the key and the data can include any characters, including blanks, except the newline (carriage return) character. For example, keyed data is coded as follows:

```
[Test_Sequence ();
[Keyed_Data;
  "Keynumber1"="This keyed data is attached to the test sequence"
]Keyed_Data;
[Pattern (pattern_type=static);
[Keyed_Data;
  "Patkey" = "This is keyed data attached to a pattern"
]Keyed_Data;
Event 1 Pulse():
  "SystemClock"=+;
]Pattern;
]Test_Sequence;
```

**Test Vector Formats** 

Multiple comments can be embedded in Keyed\_Data that can be subsequently be viewed in the TBD output when using General Purpose or High Speed Scan Based Simulation. The keyword logMsq produces these comments when used per the following example:

```
[Keyed_Data;
"logMsg" = "this comment will appear in the log"
"logMsg" = " These patterns were written by John Smith on March 5 2002"
] Keyed Data;
```

For General Purpose Simulation, logMsg may be used on TBD entities down to, and including Test\_Procedure. A logMsg comment on a Test\_Sequence or a Pattern is ignored. Specifying msglevel lower than 2 inhibits the printing of log messages.

For High Speed Scan Based Simulation, logMsg may be used down to, and including the Pattern entity. Specifying quiet=yes inhibits the printing of log messages.

**Note:** Keyed\_Data objects for TG=IGNORE, TG=IGNORE\_FIRST, and TG=IGNORE\_LAST are only recognized when found on the pattern level of the hierarchy of user sequences of type test. Refer to <u>TG=Keyed Data</u> in the *Encounter Test: Guide 5: ATPG* for more information.

## **Simulation Options**

Encounter Test simulators stores the specified simulation options as Keyed\_Data in each Test Section. Use either of the following methods to produce a report:

- Via GUI, click Report Vector Simulation Options to display the Report Vector Simulations window. Refer to "Report Vector Simulation Options" in the Encounter Test: Reference: GUI.
- Via commands, use report\_vector\_simulation\_options. Refer to "report\_vector\_simulation\_options" in the Encounter Test: Reference: Commands.

An example of stored simulation options Keyed\_Data in a TBDpatt file follows:

# **Summary Information**

A TBDpatt file (written by Encounter Test) contains a summary including the number of occurrences of each level of the hierarchy.

**Test Vector Formats** 

```
# experiments = n
# test sections = n
# tester loops = n
# test procedures = n
# test sequences = n
# patterns = n
# events = n
```

# Adjusting Default Event Timing

By default Encounter Test creates specific timing templates for stuck-at fault test patterns. This section describes the default event order and provides you with information on how to adjust the timing:

test\_cycle timeplate - defines the order of events and the timing for functional capture. The normal order of events is

- 1. Apply input values
- 2. Pulse the functional capture clock
- 3. Strobe any expected output values

Use the following write\_vectors parameters to adjust the default timing:

```
testperiod=<int> ## Adjust the tester cycle 80ns = default testpioffset=<int> ## Adjust when PI's are set 0ns =default testbidioffset=<int> ## Adjust when bidi's are set 0ns=default teststrobeoffset=<int> Adjust when to strobe 72ns=default testpioffsetlist=<pin name]=<int>[,<pin name>=<int>] ## The other entries adjust the timing of all pins in a specific group. This allows you to control the timing of a specific pin. Many times this is used to ensure that the clocks are fired in a specific sequence.
```

scan\_cycle timeplate - Defines the timing and order of events for the scan chain shift operation. The normal order of events is:

- 1. Strobe outputs
- 2. Set inputs
- 3. Pulse the scan shift clocks

You can adjust the timing of inputs, clocks and strobe times with write\_vectors parameters.

```
scanperiod=<int> ## Adjust the tester cycle 80ns = default
scanpioffset=<int> ## Adjust when PI's are set. 16ns =default
scanbidioffset=<int> ## Adjust when bidi's are set. 16ns = default
scanstrobeoffset=<int> ## Adjust when to strobe. 0ns = default
```

**Test Vector Formats** 

scanpioffsetlist=<pin name]=<int>[,<pin name>=<int>] ## The other entries adjust the timing of all pins in a specific group. This allows you to control the timing of a specific pin.

## **Defining Equation-based Timings**

Specify write\_vectors equationbasedtimings=yes to enable Encounter Test define the timing information in variables for WGL, STIL, and Verilog patterns. You can then use these defined variables in the file to change the timing information during pattern translation into the ATE format.

When defining equation-based timing, in addition to variables to support limited timeplates and dynamic sequences, Encounter Test also defines a scaling variable, Scaling\_percent, which allows you to scale all timing variables. The default value for this variable is 100 or 100%, which means that no timing variables will be scaled.

**Note:** This scaling variable does not adjust any timings specified to zero.

Encounter Test works with the following restrictions while defining equation-based timings:

- Equation-based timings is not implemented for a variable with the value zero. This is because a variable is not supported in the first position of the timeplate, so it must be set to 0ns.
- Encounter Test does not support two events at the same time, which includes a <code>Ons</code> followed by a variable set to <code>0</code>. The <code>write\_vectors</code> command will continue to produce equation based timings if a <code>0</code> is encountered but the PI or PO set to <code>0</code> will not be equation based and therefore cannot be modified through a variable.
- The number of characters allowed on the right side of any equation is limited to 147 including blanks. Therefore, if pinName> exceeds 45 characters, write\_vectors will replace the value with the PI or PO entry number instead of the pin name.

Refer to the following for sample equation-based settings and corresponding timeplates for WGL, STIL, and Verilog formats:

- "Equation-based Timing for WGL Patterns" on page 149
- "Equation-based Timing for STIL Patterns" on page 165
- "Equation-based Timing for Verilog Patterns" on page 188

# **OPCG Test Pattern Application Sequence**

TBDseqpatt data is used by designs that require a specialized pattern application sequence for:

Test Vector Formats

- Entering or exiting scan shift mode that is normally done by toggling the scan enable signal
- Issuing a double clock pulse for launch and capture for delay test patterns
- Designs in general that have on-chip clock generation logic, that is, where hardware tester cannot issue a clock pulse to an input pin.

The following example illustrates a special sequence to get OPCG logic to issue the true-time delay test launch and capture clocks.

```
create_logic_delay_tests testseq=<TBDSeqpatt file name>
testsequence=opcg_sys_capture testmode=FULLSCAN_TIMED
```

The following is a sample TBDseqpatt sequence:

## **Note:** In the example:

- mode=node defines the reference to node and pin names
- ☐ The Define\_Sequence name is referenced through the testsequence parameter. Several different capture clock test sequences may be defined within TBDSeqPatt.

```
TBDpatt Format (mode=node, model entity form=name);
[ Define Sequence opcg sys capture (test);
 This is the scan load event.
# In this example there are no scan preconditioning sequences
    required to get the device into scan shift mode. The
    control pins defined in the pin assignment file are sufficient.
    If one were required you would see it here.
\# Within the input \bar{p}in ass\bar{i}gnment file, you will find scan enable, scan data in and
# out pins, and other pins that control the device
  [ Pattern (pattern type = static );
    Event Scan Load():;
  1 Pattern;
# In this next section, we wait for the scan enable signal to settle.
# TG=IGNORE is very important. It tells Encounter Test to NOT # attempt to align/insert the ATPG pattern here.
  [ Pattern (pattern_type = static );
  [Keyed_Data; TG=IGNORE ] Keyed_Data;
    Event Wait Osc (cycles=10): "PLL IN";
] Pattern;
# Now that we've done the scan load and have set up our input pattern
# we now go through the sequence of events that will get the OPCG logic
# to spit out a launch and capture clock. PLL EN is the signal that # controls this operation. When we set it to logic 1 (remember that # this signal was assigned "+GO" the OPCG logic will issue our clocks.
# Stim PI Plus Random tells Encounter Test to apply an explicit
# value to PLL EN and to apply the ATPG pattern specific values
\# to all of the other pins. Do not use TG=IGNORE here.
  [ Pattern (pattern type = static );
    Event Stim PI Plus Random(): "PLL EN"=1;
  Pattern;
# The Wait Osc command synchronizes other events with the
# tester supplied input reference clock.
```


Test Vector Formats

```
# Stim PI starts the state machine by lowering the PLL EN signal.
  [ Pattern (pattern type = static );
  [Keyed Data; TG=IGNORE ] Keyed Data;
 Event Wait Osc (cycles=0): "PLL IN";
   Event Stim_PI(): "PLL EN"=0;
  1 Pattern;
# This tells Encounter Test that, after you have exercised the
# pattern sequence above then the OPCG logic will issue a
# launch/release and capture pulse at the PPI (cutpoint)
# NOTE: This is a "trust me" situation. There is no way
   Encounter Test (or any other ATPG tool) can really
   verify that a double clock pulse was issued OR what
   the timing of these pulses is.
  [ Pattern (pattern type = dynamic) ;
                                          "PLL CLK"=+ ;
   Event Pulse PPI(timed type=release):
   Event Pulse PPI(timed type=capture): "PLL CLK"=+;
 | Pattern;
# This Wait Osc event defines how many PLL IN
# clocks to issue before continuing on to
# the next sequence of events.
# For our design these 10 cycles allow the state machine
# within the OPCG logic to reset.
  [ Pattern (pattern type = static );
   [Keyed Data; TG=IGNORE] Keyed Data;
   Event Wait_Osc (cycles=10,off): "PLL_IN";
   Event Stim PI(): "PLL EN"=1;
  Pattern;
# This is a standard scan unload event.
# No special scan event sequences are required for our design.
  [ Pattern (pattern type = static );
   Event Scan Unload():;
Pattern;
] Define Sequence sys capture ;
```

The following figure represents a scan shift when scan\_en=1 and AT\_SPEED=0. Note the following:

**Test Vector Formats** 

Figure 2-3 OPCG Scan Shift




**Note:** This is a broadside load Verilog simulation and, therefore, there is only one scan shift clock (scan\_clk) to load the data. No additional application sequence is required to enter or exit scan shift mode. All necessary data for this was provided in the pin assignment file.

The following figure shows a special sequence to have OPCG issue at-speed delay test clocks. For the sample design, the OPCG logic will issue the launch and capture pulse when PLL\_EN goes to 0. Note that AT\_SPEED=1 and this selects the OPCG output as the clock source.

**Test Vector Formats** 

Figure 2-4 Sequence with OPCG Issuing At-speed Delay Test Clocks



# **WGL Pattern Data Format**

### An Overview to WGL Pattern Data Format

Encounter Test can export test vectors in TSSI\*\* Waveform Generation Language (WGL). The following discussion assumes a basic knowledge of WGL. For more information on the WGL language and specifications, contact TSSI (Test Systems Strategies Inc. - www.tessi.com).

Encounter Test creates one or more WGL "vector" files and optionally, a WGL "signals" file for each testmode. A testmode typically has one vector file containing scan string confidence patterns (refer to <u>create scanchain tests</u> in the *Encounter Test: Reference: Commands* for more information) and one or more vector files to test the functional logic.

Vector files contain WGL which represents the actual test data and any WGL constructs particular to that test data. The optional signals file contains WGL constructs that are "common" to multiple vector files. If the signals file is not created, then these constructs are contained in each vector file.

Test Vector Formats

The test data is divided into multiple vector files in order to reduce the overall processing time of a single, large WGL file. You can choose one of these methods for creating the files using either the graphical interface or command line:

Create WGL data file from uncommitted tests for a specific testmode. Any test patterns that you create are placed into an experiment. Specify the name of the experiment while executing the create\_tests command:

write\_vectors language=wgl testmode=FULLSCAN INexperiment=scan\_chain\_test
<options>

After test generation, commit your test patterns using the <u>commit\_tests</u> command and then create the WGL data file. When you commit a set of tests, the experiment name is eliminated and the patterns become part of the master pattern set. To write these patterns, you only need to reference the test mode.

```
write vectors language=wgl testmode=FULLSCAN <options>
```

#### where in each case:

testmode is the test mode name

inexperiment is the name of the experimental pattern set from your create\_tests run

Commentary is included in each vector file which correlates its contents to the source vectors with regard to experiment, test section, tester loops, test procedures, test sequences, and patterns.

The following test section types are supported:

Flush	Scan	Channel_Scan
Logic	Macro	Logic_LBIST
Driver and Receiver	IOWRAP Stuck Driver	ICT Stuck Driver
IEEE 1149.1 Integrity	IOWRAP Shorted Nets	ICT Shorted Nets

A WGL file has one of the following naming conventions:

- WGL.<testmode name>.signals
- WGL.<testmode name>.<pattern description>

By default, the WGL data is stored in the following directory:

<your\_workdir>/testresults/wgl

**Test Vector Formats** 

A complete set of example WGL files is shown in Appendix C, "WGL Pattern Data Examples".

# **Basic File Structure and Content of WGL Signals File**

A WGL signals file starts with comment data. Comments begin with ## and end at a carriage return. The comment information contains useful information such as clock values, scan chain affiliation, and scan control but is not processed by WGL translation software.

Comment data includes the following:

- Encounter Test version used to create the file
- Date and time of file creation
- Part entity, variation, and iteration names (project is not specified)
- Applicable testmode name
- Source Experiment and Test Section identification
- Selected input parameters and their values
- Applicable tester termination information

The next section of the file contains legal WGL syntax defining the signal list for the design. This list includes all the ports on the design. The order of the signals in the list is important because their relative order is implied within the WGL vectors. The following is an example of the WGL syntax:

```
signal
  "CMEO" : input; ## information about this input
  "DATA[0]" :bidir; ## information on this bidi
  "A[31]" : output; ## information on this output
  "SYS_CLK" : input; ## information about this input
end
```

The next section is the scancell section that lists the FF in each scan chain. The following is an example of the scancell section:

```
"TOP.Level1.Level2.REGA.DFF";
  "TOP.Level1.Level2.REGB.DFF";
  "TOP.Level1.Level2b.REGA.DFF";
end
```

Following the scancell section is the scanchain section defining all the scan chains within the design. Each chain has a unique name and is referenced by the test vectors by its name.

**Test Vector Formats** 

Each scan chain is defined from Scan Input pin to Scan Output pin and lists every FF in the chain from Scan In to Scan Out. The FF instance names are the names defined in the above-mentioned scancell section. The following is an example of the scanchain section:

```
scanchain
   "MREG 1 FULLSCAN"
   "SCAN IN 1",
   "TOP.Level1.Level2.REGA.DFF",
   "TOP.Level1.Level2.REGB.DFF",
   "TOP.Level1.Level2b.REGA.DFF,
   SCAN OUT 1"
      ];
   "MREG 2 FULLSCAN"
   "SCAN IN 2",
   "TOP.Level1.Level2.REGC.DFF",
   "TOP.Level1.Level2.REGD.DFF",
   !, "TOP.Level1.Level2b.REGE.DFF,
   SCAN OUT 2"
      ];
end
```

Note: The! represents an inversion on the scan chain between REGD and REGE.

### **Basic File Structure and Contents of WGL Vector Files**

A WGL vector file is divided into five sections: header, timing definitions, structure definition,, scanstate, and actual test vectors. The following section discusses each section in detail.

### Header

The header section starts with comment data providing an overview of the WGL test list. The comment data contains the following:

- Encounter Test version used to create the file
- Date and time of file creation
- Part entity, variation, and iteration names (project is not specified)
- Applicable testmode name
- Source Experiment and Test Section identification
- Selected input parameters and their values

**Test Vector Formats** 

### Applicable tester termination information

Next in the header section is the waveform statement that points to the signals file. The following is a sample waveform statement:

```
waveform "WGL.lssd.logic.ex2.ts1"
    include "WGL.lssd.signals";
```

The first line of the statement contains the name of the vectors file and the include statement imbeds the common signals file defined in the previous section. If you do not specify the include statement, then these constructs are placed in-line in each vector file. (write\_vectors signalsfile=no)

**Note:** You need only one signals file for each testmode. Every vector file created for a specific testmode will reference this signals file.

### **Timing Definitions**

The next section is the timing definitions section that defines one or more WGL timeplates depending on the requirements of the test data. The number of timing timeplates depends on the number of event sequences required to apply the test patterns. These timeplates define the time when, within a tester cycle, a value should be applied to a specific pin. If the pin is an output, the timeplate defines when the pin should be observed within the tester cycle. All times are relative to the starting of a tester cycle.

Refer to Adjusting Default Event Timing on page 139 for information on default event timing.

The following examples show the default timing and event order that Encounter Test will assign to test modes. Refer to <u>Default Timings for Clocks</u> in *Encounter Test: Guide 6: Test Vectors* for more information.

In the above example:

■ The entry within the double quotes ("") is the pin name.

**Test Vector Formats** 

- The symbol := is followed by the pin direction, input or output. If the pin is a BIDI then it will appear twice
- The symbol (such as D, N, U) that follows the time specification occurs at that time.

The different symbols (also known as state characters) and their definitions are as follows:

- D Force logic low
- U Force logic high
- N Force logic unknown
- Z Force logic high impedance
- S Force logic substituted from pattern
- C Force complement of substituted shape
- P Force logic using previous format shape
- L Compare logic low
- H Compare logic high

The timeplates are used to modulate the signals by providing signal timings and shapes. These are referenced by vector and scan constructs within the pattern block. Both the scan\_cycle and test\_cycle timeplates define an 8ns wide pulse for the input clock pin SYS\_CLK. However, the scan\_cycle strobes the A and DATA pins at time 0 within the tester cycle while the test\_cycle strobes these pins at time 72ns within the tester cycle.

### Equation-based Timing for WGL Patterns

If you specify write\_vectors equationbasedtimings=yes, Encounter Test defines the timing information in variables, which you can use to modify the timing information in the WGL file.

A sample equation-based timing settings for WGL is given below:

**Test Vector Formats** 

```
testpulsewidth := 8.000000ns * scaling factor;
       test_A := 8.000000ns * scaling_factor;
test_B := 24.000000ns * scaling_factor;
test_C := 8.000000ns * scaling_factor;
       scan length := 16;
   end
end
equationsheet equations
   exprset clocksoff
       testpioffset_end := testpioffset + testpulsewidth ;
scanpioffset_end := scanpioffset + scanpulsewidth ;
       testperiod flush := testperiod * scan length ;
       teststrobeoffset flush := teststrobeoffset * scan length ;
       test A end := test A + testpulsewidth ;
       test B end := test B + testpulsewidth ;
       test C end := test C + testpulsewidth ;
   end
end
equationdefaults
   specifications:default, equations:clocksoff;
```

The timing definitions in the timeplate with sample equation-based timings will be as follows:

#### scanstate Construct

Encounter Test defines a scanstate construct for each scan event in the vectors. Each scanstate pattern starts with a label, which is SS followed by the ATPG pattern number and ends with a semi-colon. The label is referenced in the WGL scan vector statement. The scanstate section also contains the scanchain followed by the set of logic values.

scanstate

**Test Vector Formats** 

```
"SS.2.1.1.2.1.1.1" :=

"MREG_1_FULLSCAN" (010010011)

"MREG_2_FULLSCAN" (0111000100000001);

"SS.2.1.1.2.1.4.1" :=

"MREG_1_FULLSCAN" (010010011)

"MREG_2_FULLSCAN" (01110001000000001);

"SS.2.1.1.2.2.1.1" :=

"MREG_1_FULLSCAN" (110100110)

"MREG_2_FULLSCAN" (0110001000000010);
...

"SS.2.1.1.5.10.5.1" :=

"MREG_1_FULLSCAN" (110001011)

"MREG_2_FULLSCAN" (111111000100110);
end
```

Each SS scanstate entry will reference one or more of the scan chains that exist within the design. Every scan chain that is referenced is defined within the WGL scanchain construct. Some points to consider:

- The logic values will be for both input stimulus and expected output values. The WGL Vector will reference the scan chains within each SS scanstate entry through an input or output keyword.
- A logic value will be assigned for every FF in the scan chain that is referenced. There will be neither any implied logic values to complete the scan chain reference nor any fill logic values for the shorter scan chains to match the length of the longest scan chain.
- The logic value is the value to be applied at the Scan input pin or measured at the scan output pin. Translation software does not need to account for inversion internal to any scan chain.
- Any specific SS scanstate entry may reference a subset of the total number of scan chains. Different modes of operation such as loading the MASK scanchain for compression logic need to reference only the subset of scan chains that are actually being exercised.

### **Test Vectors**

Encounter Test creates a pattern block construct containing vector and scan constructs that represent the actual test data events applied to the design.

The first entry is the pattern statement that defines the pins and the pin order that are referenced within the vector and scan pattern statements.

```
write vectors usesignalsgroup=NO (default = yes)
```

The statement specifies that Encounter Test should not list all the design pins individually in the pattern statement but instead use the predefined WGL constructs ALLINPUT,

**Test Vector Formats** 

ALLOUTPUT, and ALLBIDIR. The implied pin order is the order in which these pins appear in the signals definition.

The pattern statement is followed by vector and scan statements, which are the actual test patterns. Each statement first refers to a timing timeplate. The first set of logic values are for the design pins. The order is defined in the pattern statement. Encounter Test places the logic values for inputs, bidirectionals as inputs, outputs, and bidirectionals as outputs on separate lines.

The scan statement includes the input and output values for the scan chains using a scanstate reference.

The Test Vectors section ends with comment data within the patterns. The most important information in the comment data is the EVENT. It is recommended that users reference the EVENT pattern number for diagnostic purposes to identify the failing pattern.

ATE vendors and other companies that process WGL format are required to capture the pattern number on the EVENT and report it as part of the <u>CHIP-PAD-PATTERN format</u> imported into Encounter Test for failure analysis.

**Note:** The EVENT data is not part of the legal WGL syntax and is not required for the normal processing of the WGL test patterns.

The following is a sample test vectors section.

As you analyze this example please note the following:

- pattern MAIN defines the inputs followed by bidirectionals as inputs, followed by the outputs, and then bidirectional pins as outputs.
- In the vector and scan statements, the stimulus and observe values for the pins follow the same order with each pin group on its own line.
- In the vector and scan statements, there is a reference to test\_cycle or scan\_cycle. These apply the event order and timing to each pin.
- The scan statement includes input and/or output statements that reference a scan chain that has already been defined and apply input or observe values to that scan chain through the scanstate entries that were defined.

**Test Vector Formats** 

```
000XXXXX111X0XX01
   7.7.
   XXXXXX
## Inserted the Scan Sequence: Scan Sequence
scan ( +, "scan cycle" ) := [
   110XXXXX111X0--01
   7.7
   XXXXXX
--],
input [ "MREG_1_FULLSCAN" : "SS.2.1.1.2.1.1.1" ] ,
  input [ "MREG_2_FULLSCAN" : "SS.2.1.1.2.1.1.1" ] ;
## Processing the Static: EVENT 2.1.1.2.1.2.1: Stim_PI:
## Processing the Static: EVENT 2.1.1.2.1.3.1: Stim_PI:
## Processing the Static: EVENT 2.1.1.2.1.4.1: Measure_PO:
vector ( +, "test cycle" ) := [
   00010111000011\overline{1}1\overline{0}
   11
   000000
   --l;
##*************
## TEST SEQUENCE......2 TYPE.....normal ##
##*************
## Processing the Static: EVENT 2.1.1.2.2.1.1: Scan Load:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
vector ( +, "test cycle" ) := [
   00010111111001\overline{1}0\overline{1}
   ZZ
   XXXXXX
   --];
vector ( +, "test cycle" ) := [
   00010111111001\overline{1}0\overline{1}
   ZZ
   XXXXXX
   --];
## Inserted the Scan Sequence: Scan_Sequence
scan ( +, "scan cycle" ) := [
   1101011111100--01
   ZZ
   XXXXXX
   --],
   input [ "MREG_1_FULLSCAN" : "SS.2.1.1.2.2.1.1" ] ,
input [ "MREG 2 FULLSCAN" : "SS.2.1.1.2.2.1.1" ] ;
## Processing the Static: EVENT 2.1.1.2.2.2.1: Stim PI:
## Processing the Static: EVENT 2.1.1.2.2.3.1: Stim PI:
## Processing the Static: EVENT 2.1.1.2.2.4.1: Measure PO:
vector ( +, "test cycle" ) := [
   00001100100011\overline{0}10
   011100
   00];
##*************
## TEST SEQUENCE......14 TYPE.....normal
##*************
## Processing the Static: EVENT 2.1.1.8.14.1.1: Scan Load: (Overlap is in Effect)
## Inserted the Scan Sequence: Scan_Preconditioning_Sequence
vector ( +, "test cycle" ) := [
   00001001111101\overline{1}0\overline{1}
```

**Test Vector Formats** 

```
7.7.
    XXXXXX
    --];
vector ( +, "test cycle" ) := [
   00001001111101\overline{1}0\overline{1}
   XXXXXX
    --1;
## Inserted the Scan Sequence: Skewed Unload Sequence
vector ( +, "test cycle" ) := [
    01001001111101\overline{1}0\overline{1}
   XXXXXX
    --];
## Inserted the Scan Sequence: Scan Sequence
scan ( +, "scan cycle" ) := [
   1100100111110--01
   XXXXXX
    --],
   input [ "MREG_1_FULLSCAN" : "SS.2.1.1.8.14.1.1" ] ,
input [ "MREG_2_FULLSCAN" : "SS.2.1.1.8.14.1.1" ] ,
output [ "MREG_1_FULLSCAN" : "SS.2.1.1.8.13.4.1" ] ,
output [ "MREG_2_FULLSCAN" : "SS.2.1.1.8.13.4.1" ] ;
## Processing the Static: EVENT 2.1.1.8.14.2.1: Stim PI:
## Processing the Static: EVENT 2.1.1.8.14.2.2: Measure PO:
vector ( +, "test cycle" ) := [
    00001100000011\overline{0}1\overline{0}
    000000
    001;
## Processing the Static: EVENT 2.1.1.8.14.3.1: Pulse:
vector ( +, "test cycle" ) := [
    00101100000011\overline{0}10
    ZZ
   XXXXXX
    --];
## Inserted final non-scan Pattern
vector ( +, "test cycle" ) := [
    0000110011100x\overline{X}0\overline{1}
   ZZ
   XXXXXX
   --1;
end end
```

Encounter Test performs data compression on PI and PO events wherever possible to minimize the number of WGL vectors generated from the source vectors. PI and PO events are collected into a single WGL vector regardless of pattern boundaries, unless the user option to respect pattern boundaries is used, as long as their event order is consistent with the defined WGL timeplate order. When an event which violates this order is encountered, such as a PI stim after a PO measure, the WGL vector is written and the compression begins for the next vector. Therefore, it is possible to compress several vectors into a single WGL vector. Scan events are not compressed.

Scan statements relate scan values to scan-in and scan-out signals through an indirect process. Each statement relates one or more scan chains defined by the scanchain construct

**Test Vector Formats** 

to cell values defined by the scanstate construct. The scanstate values for a chain are in the same order as the cells in the scanchain construct. The scanchain construct also identifies the scan-in and scan-out signals and any cell to cell inversion. Thus, WGL processors can map the scan chain cell values to their respective bits in the scanstate and can then map the bits to the respective scan-in and scan-out signals. You must take the scan chain inversions into account during this process.

### **WGL File Structure Variations**

The following sections discuss variations on the basic WGL file structure described above.

### Overlapped/Non-Overlapped Scans

The default is to overlap scan-outs with scan-ins. This overlap reduces the number of cycles required for scanning of test data into and out of the scan chains. However, overlap is not always possible. For instance, overlap cannot be done between tester loops since tester loops are intended to be independent. In addition, overlap cannot be done where there are intervening events which must take place between the scan-out and the subsequent scan-in. Therefore, for those cases where overlap is not possible a non-overlapped scan sequence is produced even though the user has requested scan overlap.

Optionally, the user may request a non-overlap scan style, whether or not overlap is possible. By not overlapping scans the number of tester cycles required for scan effectively doubles. This is not recommended because it increases the time to test the product and thus increases the cost of test. Use the following command to produce a non-overlapped scan:

write vectors scanoverlap=NO

### **Macro Test Types**

Support for Macro tests is very similar to Logic tests with the following exceptions:

- Macro tests typically contain loops to perform a repetitive application of clocks or to increment macro counters or address values, etc. Therefore, the pattern loop and end loop vectors events must be represented in the WGL.
- Macro tests may also contain pulses on non-clock PIs due to selecting a non-clock PI correspondence point for a macro clock.

The above macro test considerations are reflected in the test vector section by using the WGL loop and end statements to represent loop events and by changing pulse events on non-clock PIs into a sequence of two vectors - the first to turn the non-clock PI to its on state and

Test Vector Formats

the second one to return it to its off state. If the non-clock PI is not originally off prior to the pulse, a third vector is added to establish this state.

The above example shows how a negative-active pulse on a non-clock PI is treated in the WGL using two consecutive vectors, the first is a stim to 0 and the second is a stim to 1.

Note: Encounter Test supplies logic values to design pins in the following order:

- □ Inputs
- Bidrectional as inputs
- Outputs
- Bidirectionals as outputs

### LBIST Test Types

Support for LBIST tests involves consideration of the following LBIST test concepts:

- Scanning in the LBIST mode is somewhat different than normal scanning. The vectors will contain channel\_scan events in lieu of the deterministic scan events. These channel\_scan events also use attributes, as opposed to unique scan event types, to differentiate between normal and skewed scans. Therefore, unique LBIST "channel scan" sequences must be supported.
- The core of the LBIST test sequence involves cycling product LBIST clocks. These clocks cycle the on-product PRPGs and MISRs and move test values along the LBIST channels. Therefore, looping on the LBIST test sequence is required.
- LBIST test results are represented by "signatures." These are the values that remain in the PRPGs and MISRs after the LBIST test sequence has completed. Signatures are represented as hexadecimal values by signature events. These must be converted to parent mode values and compared to the product values by a scan-out after the final

**Test Vector Formats** 

sequence cycle has completed. Note, only the final signatures for each LBIST test sequence will be compared (see below).

These considerations are reflected in the test vector section by using WGL loop and end statements and by adding the necessary sequences to return to the parent mode and perform a scan-out.

The following sample code explains the use of LBIST test types:

```
##************
   TEST SEQUENCE......2 TYPE......loop ##
##*************
loop 256
## processed EVENT: 1.2.1.2.2.1.1
## processed EVENT: 1.2.1.2.2.2.1
## inserted SCAN SEQUENCE: Scan Preconditioning Sequence
## inserted Stability
   vector ( +, "task cycle lbist" ) := [
        001100000110\overline{0}0\overline{0}10
        XXXXXX
## inserted SCAN SEQUENCE: Skewed Unload Sequence (Skewed Unload)
   vector ( +, "task cycle lbist" ) := [
        010100000110\overline{0}0010
       XXXXXX
        --];
loop 4
   vector ( +, "task cycle lbist" ) := [
        110100000110\overline{0}0010
        7.7.
       XXXXXX
        --1;
end
end
   vector ( +, "task cycle lssd" ) := [
        00010000011000010
        ZZ
        XXXXXX
        --];
## processed EVENT: 1.2.1.2.2.3.2
## inserted SCAN SEQUENCE: Scan Preconditioning Sequence
## inserted SCAN SEQUENCE: Scan Sequence (Scan)
   vector ( +, "task cycle lssd" ) := [
        000100001110\overline{0}0001
        XXXXXX
        --];
   scan ( +, "scan cycle" ) := [
       11010000111\overline{0}0\overline{0}001
       XXXXXX
        --],
```

**Test Vector Formats** 

```
output [ "MREG_1_FULLSCAN" : "SS.1.2.1.2.2.3.2" ],
output [ "MREG_2_FULLSCAN" : "SS.1.2.1.2.2.3.2" ];
```

In the example above, the inner loop represents a <code>channel\_scan</code> event that cycles the product clocks to increment the on-product PRPGs and MISRs and to move test values along the LBIST channels. The outer loop performs N cycles of the LBIST test sequence. After applying the N LBIST tester cycles, the following vector statements show how the parent scan state is entered and the scan statement with the output scanchain values show how a scanout is performed to unload the MISR values.

### **Timed Test Types**

Support for timed tests involves consideration of the following:

- Timing Data objects exist within the vectors file which specify explicit timings for test period, strobe offset, and primary signal I/Os.
- Each timing data object applies a "dynamic" pattern within one or more test sequences.
- One or more test cycles may be required for each dynamic pattern.

The above considerations are reflected in the WGL by defining a unique timeplate for each timing data object and then referencing the appropriate timeplate for each dynamic pattern found within the test data. The following is an example of a dynamic timeplate.

**Note:** The actual structure and syntax of the at-speed timing templates is similar to the templates for static test. The only difference is the timing accuracy and different event orders such as two clock pulses in the same tester cycle.

The timeplate has a unique name that is constructed from its sequence name and the timing ID appended with a cycle number. Each timeplate includes signal waveform descriptions, which contain the calculated times from the timing data objects. When a test sequence

**Test Vector Formats** 

containing a dynamic pattern is encountered in vectors, the converter produces a vector statement that references the appropriate timeplate as shown below:

If there are multiple cycles, multiple vector statements are produced, each referencing the respective timeplate. User-specified timings are used for untimed static patterns.

# STIL Pattern Data Format

Encounter Test can export test vectors in Standard Test Interface Language (STIL), based on IEEE Standard 1450-1999 format. The following discussion assumes a basic knowledge scan based test patterns and the STIL language. For a formal description of the STIL language and its syntax please see the IEEE Standard 1450-1999 language specification.

Encounter Test creates one or more STIL "vector" files and optionally, a STIL "signals" file for each testmode. Vector files contain STIL which represents the actual test data and any STIL constructs particular to that test data. The optional signals file contains STIL constructs that are "common" to multiple vector files. If the signals file is not created, then these constructs are contained in each vector file.

The test data is divided into multiple vector files in order to reduce the overall processing time of a single, large STIL file. You can choose one of these methods for creating the files using either the graphical interface or command line:

Create a STIL file from committed tests for each testsection found within each experiment in the source vectors file. Optionally, a STIL file for each tester loop within each test section within each experiment can be created. The file name is of the form:

```
STIL.testmode.testsectiontype.ex#.ts#[.tl#]
```

Create a STIL file from experimental tests for each testsection found within each experiment in the source vectors file. Optionally, a STIL file for each tester loop within each test section within each experiment can be created. The file name is of the form:

```
STIL.testmode.experiment.testsectiontype.ex#.ts#[.tl#]
```

where in each case:

**Test Vector Formats** 

testmode is the test mode name

experiment is the name of the experiment

testsectiontype is the test section type (e.g. scan)

ex# is the experiment number

ts# is the test section number

tl# is the test loop number (optional)

Commentary is included in each vector file which correlates its contents to the source vectors with regard to experiment, test section, tester loops, test procedures, test sequences, and patterns.

The following test section types are supported:

Flush	Scan	Channel_Scan

- Logic Macro Logic\_LBIST
- Driver and Receiver IOWRAP Stuck Driver ICT Stuck Driver
- IEEE 1149.1 Integrity IOWRAP Shorted Nets ICT Shorted Nets

A complete set of example STIL files is shown in Appendix D. "STIL Pattern Data Examples".

### **Basic STIL File Structure**

Encounter Test limits the set of STIL constructs used in order to maximize tester compatibility. Only the following STIL constructs are used:

- Comments (text beginning with // and ending at a carriage return or text beginning with /\* and ending in \*/). Comments can be ignored when generating a tester program.
- The include statement, if the option to generate a common signals file is used during export.
- Signals, SignalGroups, MacroDefs, Timing, PatternBurst, PatternExec, and Pattern block constructs.
- WaveformTable, Vector, and Shift constructs within the MacroDefs block.
- WaveformTable and Waveforms constructs within the Timing block.
- Macro constructs within the Pattern block.

Test Vector Formats

Conceptually, each vector file can be divided into five sections: a header section, a signals definition section, a macro definition section, a timing section, and the actual test vectors. The following discusses each section in more detail.

### Header

A header section begins each STIL file, an example of which is shown below.

```
STIL 1.0
//**************************//
//
                 STIL VECTOR FILE
  Encounter(TM) Test Encounter Test 2.0.0 Sep 30, 2003 (aix43 64 TDA20)
//********************
//
  FILE CREATED.....July 31, 2001 at 12:58:06
//
//
  PROJECT NAME.....lbc
//
//
  TESTMODE.....lssd
//
  TDR.....dummy tester lssd
 TEST PERIOD.....80
                        TEST STROBE TYPE......window
                     TEST PULSE WIDTH.....8
 TEST PI OFFSET.....0
 TEST BIDI OFFSET.....0
 TEST STROBE OFFSET.....72
                       X VALUE.....Z
//
//
 SCAN PERIOD.....80
                       SCAN STROBE TYPE.....window
  SCAN PULSE WIDTH.....8
                       SCAN TIME UNITS.....ns
 SCAN BIDI OFFSET.....16
  SCAN STROBE OFFSET.....0
                    SCAN OVERLAP.....yes
//
                   DATA FORMAT.....binary
//
 EXPERIMENT.....2
//
 //
//
Include "STIL.lssd.signals";
```

The following information is included in the header section:

- The Encounter Test version used to create the file
- Date and time of file creation
- Part entity, variation, and iteration names (project is not specified)
- Applicable testmode name
- Source Experiment and Test Section identification
- Selected input parameters and their values

**Test Vector Formats** 

### Applicable tester termination information

The include statement imbeds the common signals file which contains the Signals, SignalGroups, and MacroDefs constructs common to all vector files. If the include statement is not present, then these constructs are placed in-line in each vector file.

### Structure

This data is normally contained within the common "signals" file since it is applicable to all vector files. However, when the "signals" file is not generated, this data is contained within each vector file. See the examples below.

Encounter Test uses the Signals construct to define a STIL signals for each PI and PO of the design.

Encounter Test uses the SignalGroups construct to group I/O signals into meaningful collections which are then referenced, as needed, in the MacroDefs and Pattern blocks. Groups are defined for all PIs, POs, BIDIs, all clocks, all scan-inputs and scan-outputs, and all scan chains.

**Test Vector Formats** 

```
ALLBCs_lssd = '"B"';

ALLSIs_lssd = '"SI1"+"SI2"';

ALLSOs_lssd = '"SO1_BIDI"+"SO2_BIDI"';

SI0001_lssd = '"SI1"' { ScanIn 9; }

SI0002_lssd = '"SI2"' { ScanIn 16; }

S00001_lssd = '"S01_BIDI"' { ScanOut 9; }

S00002_lssd = '"S02_BIDI"' { ScanOut 16; }

/* end SignalGroups */
```

The ScanStructures construct is used to list the scan chain definitions in a STIL signals file. Use the Write Vectors option to *Include scan chain definitions* (includescanregs=yes for the command line) to produce scan chain information.

```
DEFINE SCAN CHAINS
//****************************
ScanStructures {
      ScanChain "Control Observe_Reg_1_nobs" {
      ScanLength 24;
      ScanIn "BSI";
      ScanCells
      " rcvr1.slave"
      " rcvr5.slave"
      " rcvr6.slave"
      " rcvr7.slave"
      " drvrcv4.slave3"
      " drv1.slave"
      " drv2.slave";
      ScanOut "BSO"; }
      ScanChain "Control Observe Reg 2 nobs" {
      ScanLength 9;
      ScanIn "SI1";
      ScanCells
      " fvsrl.slave"
      " prpg.srl1.slave"
      " prpg.srl2.slave"
      " prpg.srl3.slave"
      " prpg.srl4.slave"
      " misr.srl1.slave"
      " misr.srl2.slave"
      " misr.srl3.slave"
      " misr.srl4.slave";
      ScanOut "SO1"; }
      ScanChain "Control Observe Reg 3 nobs" {
      ScanLength 16;
      ScanIn "SI2";
      ScanCells
      " channel1.srl1.slave"
      " channel1.srl2.slave"
      " channel1.srl3.slave"
" channel1.srl4.slave"
```

Test Vector Formats

```
channel3.srl4.slave"
"channel4.srl1.slave"
"channel4.srl2.slave"
"channel4.srl3.slave"
"channel4.srl4.slave";
ScanOut "SO2"; }
```

The MacroDefs construct is used to defined several macros which are used to apply the actual parallel or scan cycle data. The TEST macro is used within the Pattern block whenever a parallel cycle is required. The Vector construct references the signal groups: ALLPIs, ALLPOs, and if applicable, ALLIOs.

Likewise, the SCAN\_lssd macro is used within the Pattern block whenever a scan cycle is required. The Shift and Vector constructs reference the signal groups: ALLSOs\_lssd, ALLSIs\_lssd, and any applicable clock groups, e.g., ALLACs\_lssd and ALLBCs\_lssd.

```
DEFINE MACROS
MacroDefs {
  TEST { WaveformTable test cycle;
    Vector {
       ALLPIS = %;
       ALLPOs = %;
       ALLIOs = %;
    } /* end Vector */
  } /* end TEST
  SCAN lssd { WaveformTable scan cycle;
    Condition {
       ALLSIs lssd = 00;
       ALLPOS = XXXXXX;
    } /* end Condition */
    Shift { Vector {
       ALLSOs lssd = \#;
       ALLSIs_lssd = #;
ALLACs_lssd = P;
       ALLBCs lssd = P;
       } /* end Vector */
    } /* end Shift */
  ) /* end SCAN lssd */
 /* end MacroDefs */
```

# **Timing**

Encounter Test defines one or more STIL WaveformTables, depending on the requirements of the test data. Examples are shown below.

Test Vector Formats

```
Timing {
  WaveformTable test cycle { Period '80ns';
       Waveforms {
              "A" { 01ZP { '0ns' P/P/P/D; '8ns' D/U/Z/U; '16ns' D/U/Z/D; } }
              "B" { 01ZP { '0ns' P/P/D; '24ns' D/U/Z/U; '32ns' D/U/Z/D; } }
              "C" { 01ZP { '0ns' P/P/D; '8ns' D/U/Z/U; '16ns' D/U/Z/D; } }
              "CS" { 01Z { '0ns' D/U/Z; } }
             "DO3" { LHTX { '0ns' X; '72ns' 1/h/t/x; '80ns' X; } }
"DO4" { LHTX { '0ns' X; '72ns' 1/h/t/x; '80ns' X; } }
"SO1" { LHTX { '0ns' X; '72ns' 1/h/t/x; '80ns' X; } }
"SO1_BIDI" { LHTX { '0ns' X; '72ns' 1/h/t/x; '80ns' X; } }
             "SO2" { LHTX { 'Ons' X; '72ns' 1/h/t/x; '80ns' X; } }
             "SO2 BIDI" { LHTX { 'Ons' X; '72ns' 1/h/t/x; '80ns' X; } }
            /* end Waveforms */
         /* end WaveformTable */
    WaveformTable scan cycle lssd { Period '80ns';
         Waveforms {
              "A" { 01ZP { '0ns' P/P/D; '24ns' D/U/Z/U; '32ns' D/U/Z/D; }
"B" { 01ZP { '0ns' P/P/P/D; '40ns' D/U/Z/U; '48ns' D/U/Z/D; }
              "C" { 01ZP { 'Ons' P/P/P/D; '16ns' D/U/Z/U; '24ns' D/U/Z/D; } }
              "CS" { 01Z { '0ns' P; '16ns' D/U/Z; } }
             "DO3" { LHTX { '0ns' l/h/t/x; '8ns' X; } }
"DO4" { LHTX { '0ns' l/h/t/x; '8ns' X; } }
"SO1" { LHTX { '0ns' l/h/t/x; '8ns' X; } }
"SO1 BIDI" { LHTX { '0ns' l/h/t/x; '8ns' X; } }
"SO2" { LHTX { '0ns' l/h/t/x; '8ns' X; } }
"SO2_BIDI" { LHTX { '0ns' l/h/t/x; '8ns' X; } }
"SO2_BIDI" { LHTX { '0ns' l/h/t/x; '8ns' X; } }
            /* end Waveforms */
        /* end WaveformTable */
    /* end Timing
```

The <code>WaveformTables</code> are used to "modulate" the signals, i.e., provide signal timings and shapes. They are referenced by the <code>TEST</code> and <code>SCAN\_lssd</code> macros within the <code>MacroDefs</code> block. The <code>test\_cycle</code> <code>WaveformTable</code> is used for all test (parallel) cycles. The <code>scan\_cycle\_lssd</code> <code>WaveformTable</code> is used for all scan cycles.

Refer to "Default Timings for Clocks" in the Encounter Test: Guide 6: Test Vectors for related information.

### Equation-based Timing for STIL Patterns

If you specify write\_vectors equationbasedtimings=yes, Encounter Test defines the timing information in variables, which you can use to modify the timing information in the STIL file.

**Test Vector Formats** 

```
Spec equation based spec {
  Category EQUATION BASED {
     "scaling_percent" = '100';

"scaling_factor" = '"scaling_percent"/100';

"testpioffset" = '0.000000ns*"scaling_factor"';

"testbidioffset" = '0.000000ns*"scaling_factor"';
     "teststrobeoffset" = '72.000000ns*"scaling factor"';
     "testperiod" = '80.000000ns*"scaling_factor"';
"testpulsewidth" = '8.000000ns*"scaling_factor"';
     "test A" = '8.000000ns*"scaling factor"'
     "test_B" = '24.000000ns*"scaling factor"';
     "test_C" = '8.000000ns*"scaling_factor"';
     "scanstrobeoffset" = '0.000000ns*"scaling factor"';
     "scanpioffset" = '16.000000ns*"scaling_factor"';
"scanbidioffset" = '16.000000ns*"scaling_factor"';
     "scanperiod" = '80.000000ns*"scaling_factor"';
"scanpulsewidth" = '8.000000ns*"scaling_factor"';
     "scan A" = '24.000000ns*"scaling factor"'
     "scan_B" = '40.000000ns*"scaling_factor"';
"tostminffect "";
     "testpioffset_end" = '"testpioffset"+"testpulsewidth"';
     "scanpioffset_end" = '"scanpioffset"+"scanpulsewidth"';
     "test_A_end" = '"test_A"+"testpulsewidth"';
"scan_A_end" = '"scan_A"+"scanpulsewidth"';
     "test B end" = '"test B"+"testpulsewidth"';
     "scan B end" = '"scan B"+"scanpulsewidth"';
     "test C end" = '"test C"+"testpulsewidth"';
} }
```

The timing definitions in the timeplate with sample equation-based timings will be as follows:

Test Vector Formats

#### **Test Vectors**

Encounter Test creates a *Pattern* block construct containing *Macro* constructs which invoke either the *TEST* or *SCAN\_Issd* macros which, in turn, apply the test vector values to the product I/Os. See the example below.

```
//************************//
                     TEST VECTORS
PatternBurst
  MAIN BRST { PatList { MAIN TEST; }
     Termination { ALLPOs TerminateHigh; ALLBOs TerminateHigh; } }
PatternExec
 MAIN EXEC { PatternBurst MAIN BRST; }
Pattern
 MAIN TEST {
//*************************//
// processed EVENT: 2.1.1.1.1.1.1
// processed EVENT: 2.1.1.1.2.1
//**************************//
// TEST PROCEDURE. 2 TYPE. ...normal //
// SLOW TO TURN OFF. ...false SEQUENCES HAVE MEMORY. ..no //
// STATIC FAULTS. ...17 PERCENT STATIC FAULTS. ...58.75000 //
// TEST SEQUENCE. ...1 TYPE. ....normal //
// processed EVENT: 2.1.1.2.1.1.1
// inserted SCAN SEQUENCE: Scan Preconditioning Sequence (Scan Preconditioning)
  Macro TEST {
    ALLPIs = 000XXXXXXXXXXXXX;
    ALLPOs = XXXXXXX;
    ALLIOs = ZZ; }
// inserted SCAN SEQUENCE:; Scan Sequence (Scan)
  Macro TEST {
    ALLPIS = 000XXXXXX111X0XX01;
    ALLPOs = XXXXXX;
    ALLIOs = ZZ;  }
  Macro SCAN lssd {
    SI0001 \overline{1}ssd = 000110010;
    SI0002lssd = 1010000111010100; }
// processed EVENT: 2.1.1.2.1.2.1
// processed EVENT: 2.1.1.2.1.3.1
// processed EVENT: 2.1.1.2.1.4.1
```

Test Vector Formats

```
// processed EVENT: 2.1.1.2.2.1.1
// inserted SCAN SEQUENCE: Scan Preconditioning Sequence (Scan Preconditioning)
  Macro TEST {
     ALLPIS = 00010000100111110;
     ALLPOs = LLHLLL;
     ALLIOs = LL; }
// inserted SCAN lssd SEQUENCE: Scan Sequence (Scan)
  Macro TEST {
     ALLPIS = 00010000111101101;
     ALLPOs = XXXXXXX;
     ALLIOs = XX; }
  Macro SCAN lssd {
     // processed EVENT: 2.1.1.2.2.2.1
// processed EVENT: 2.1.1.2.2.3.1
// processed EVENT: 2.1.1.2.2.4.1
  Macro TEST {
     ALLPIS = 00010110000010110;
     ALLIOs = 11;
     ALLPOs = LLLLLL; }
// inserted SCAN SEQUENCE: Scan Preconditioning Sequence (Scan Preconditioning)
  Macro TEST {
     ALLPIS = P0010111001010110;
     ALLPOs = XXXXXX; }
     ALLIOs = ZZ;
// inserted SCAN SEQUENCE: Skewed Unload Sequence (Skewed Unload)
// inserted SCAN SEQUENCE: Scan Sequence (Scan)
// processed EVENT: 2.1.1.5.10.1.1
  Macro TEST {
     ALLPIS = 0P0101111111000101;
     ALLPOs = XXXXXX; }
     ALLIOs = ZZ;
  Macro SCAN_lssd {
   SO0001 lssd = HLLHHLHHH;
     SO0002 lssd = LHLLHLHHLHHLHH;
     SI0001 lssd = 100011011;
     SI0002 lssd = 1110001000100000; }
// processed EVENT: 2.1.1.5.10.2.1
// processed EVENT: 2.1.1.5.10.2.2
  Macro TEST {
     ALLPIS = 00010110001010010;
     ALLPOs = LLLLLL; }
     ALLIOs = ZZ;
// processed EVENT: 2.1.1.5.10.3.1
// processed EVENT: 2.1.1.5.10.3.2
  Macro TEST {
     ALLPIS = 00010110001010010;
     ALLPOs = LLLLLL; }
     ALLIOs = ZZ;
// processed EVENT: 2.1.1.5.10.4.1
// processed EVENT: 2.1.1.5.10.5.1
// inserted SCAN SEQUENCE: Scan_Preconditioning_Sequence (Scan Preconditioning)
```

**Test Vector Formats** 

```
Macro TEST {
    ALLPIS = 00010000100111110;
    ALLPOS = LLHLLL;
    ALLIOS = LL; }
// inserted SCAN SEQUENCE: Skewed_Unload_Sequence (Skewed Unload)
// inserted SCAN SEQUENCE: Scan_Sequence (Scan)
Macro TEST {
    ALLPIS = 0P0010111111000001;
    ALLPOS = XXXXXX;
    ALLIOS = XX; }
Macro SCAN_lssd {
    S00001_lssd = HHLLLLLLL;
    S00002_lssd = HHHLLHLHHLHHLH;
} /* end MAIN TEST */
```

In the above example, the PatternExec construct does a backward reference, by name, to the PatternBurst which in turn does a forward (one of the few allowed in STIL) to the Pattern construct, by name. The PatternBurst also defines the termination characteristics of the ALLPOs and ALLIOs signal groups. The termination characteristics are determined by the termination specified in the vectors Test Section.

Within the Pattern construct, TEST macro invocations are used to apply and measure values to PIs and POs while SCAN\_1ssd macro invocations are used to apply and measure scan values. Values are passed to the macros via the assignments made within the invocation.

Encounter Test performs data compression on PI and PO events where possible in order to minimize the number of STIL vectors generated from the source vectors. PI and PO events are collected into a single STIL vector regardless of pattern boundaries, unless the user option to respect pattern boundaries is used, as long as their event order is consistent with the defined STIL WaveformTable order. Once an event is encountered which violates this order, e.g., a PI stim after a PO measure, the STIL vector is written and compression begins for the next vector. Thus, it is possible that several vectors are compressed into a single STIL vector. Scan events are not compressed.

### **STIL File Variations**

The following sections discuss variations on the basic STIL file structure described above.

### Overlapped/Non-Overlapped Scans

The default is to overlap scan-outs with scan-ins. This overlap reduces the number of cycles required for scanning of test data into and out of the scan chains. However, overlap is not always possible. For instance, overlap cannot be done between tester loops since tester loops are intended to be independent. In addition, overlap cannot be done where there are

Test Vector Formats

intervening events which must take place between the scan-out and the subsequent scan-in. Therefore, for those cases where overlap is not possible a non-overlapped scan sequence is produced even though the user has requested scan overlap.

Optionally, the user may request a non-overlap scan style, whether or not overlap is possible. By not overlapping scans the number of tester cycles required for scan effectively doubles. This is not usually desired as it increases the time to test the product and thus increases the cost of test. However, non-overlap may be required in some cases.

The STIL example below shows a subset of the test vector section which implements a non-overlapped scan.

```
// processed EVENT: 2.1.1.5.2.5.1
// inserted SCAN SEQUENCE: Scan_Preconditioning_Sequence (Scan Preconditioning)
// inserted SCAN SEQUENCE: Skewed Unload Sequence (Skewed Unload) // inserted SCAN SEQUENCE: Scan_Sequence (Scan)
  Macro TEST {
     ALLPIS = 0P001001111001001;
    ALLPOs = XXXXXX; }
    ALLIOs = ZZ;
  Macro SCAN lssd {
     S00001 \overline{l}ssd = LHLLHHLHL;
     SO0002 lssd = LLHHLHHLHHHLHHHH; }
// TEST SEQUENCE...... 3 TYPE.....normal
// processed EVENT: 2.1.1.5.3.1.1
// inserted SCAN SEQUENCE: Scan Preconditioning Sequence (Scan Preconditioning)
// inserted SCAN SEQUENCE: Scan Sequence (Scan)
  Macro SCAN lssd {
     SI0001_{\overline{1}}ssd = 000101101;
     SI0002 lssd = 11111111100000110; }
```

# **Macro Test Types**

Support for Macro tests is very similar to Logic tests with the following exceptions:

- Macro tests typically contain loops to perform a repetitive application of clocks or to increment macro counters or address values. Therefore, the pattern loop and end loop events must be represented in the STIL.
- Macro tests may also contain pulses on non-clock PIs due to selecting a non-clock PI correspondence point for a macro clock.

The above macro test considerations are reflected in the test vector section by using the STIL Loop construct to represent loop events and by changing pulse events on non-clock PIs into

Test Vector Formats

a sequence of two vectors: the first to turn the non-clock PI to its "on" state, the second to return it to its "off" state. If the non-clock PI is not originally off prior to the pulse, a third vector is added to establish this state.

// processed EVENT: 1.1.1.3.1.1.1
// processed EVENT: 1.1.1.3.1.1.2
Macro TEST {
 ALLPIS = 00110001X00000XX0X;
 ALLPOS = XXXXXX;
 ALLIOS = 00; }
Macro TEST {
 ALLPIS = 00110001X0000XX1X;
 ALLPOS = XXXXXX;
 ALLOS = 00; }

The above example shows how a negative-active pulse on a non-clock PI is treated in the STIL using two consecutive vectors, the first a stim to 0 and the second a stim to 1.

# **LBIST Test Types**

Support for LBIST tests involves consideration of the following LBIST test concepts:

- Scanning in the LBIST mode is somewhat different than normal scanning. The vectors will contain <code>channel\_scan</code> events in lieu of the deterministic scan events. These <code>channel\_scan</code> events also use attributes, as opposed to unique scan event types, to differentiate between normal and skewed scans. Therefore, unique LBIST "channel scan" sequences must be supported.
- The core of the LBIST test sequence involves cycling product LBIST clocks. These clocks cycle the on-product PRPGs and MISRs and move test values along the LBIST channels. Therefore, looping on the LBIST test sequence is required.
- LBIST test results are represented by "signatures." These are the values that remain in the PRPGs and MISRs after the LBIST test sequence has completed. Signatures are represented as hexadecimal values by signature events. These must be converted to parent mode values and compared to the product values by a scan-out after the final sequence cycle has completed. Note, only the final signatures for each LBIST test sequence will be compared (see below).

These considerations are reflected in the test vector section by using STIL the Loop construct and by adding the necessary sequences to return to the parent mode and perform a scan-out.

Test Vector Formats

```
Loop 256 { /* Test Sequence Loop */
// processed EVENT: 1.2.1.2.2.1.1
// processed EVENT: 1.2.1.2.2.2.1
// inserted SCAN SEQUENCE: Scan_Preconditioning_Sequence (Scan Preconditioning)
   Macro TEST {
      ALLPIS = 00P10000011000010;
      ALLIOs = ZZ;
      ALLPOs = XXXXXX; }
// inserted SCAN SEQUENCE: Skewed Unload Sequence (Skewed Unload)
   Macro TEST {
      ALLPIS = 0P010000011000010;
      ALLIOs = ZZ;
      ALLPOs = XXXXXX; }
Loop 4 { /* Channel Scan Loop */
   Macro TEST {
      ALLPIS = PP010000011000010;
      ALLIOs = ZZ;
      ALLPOs = XXXXXX; }
} /* end Channel Scan Loop */
} /* end Test Sequence Loop */
   Macro TEST {
      ALLPIS = 00010000011000010;
      ALLIOs = ZZ;
      ALLPOs = XXXXXX; }
// processed EVENT: 1.2.1.2.2.3.2
// inserted SCAN SEQUENCE: Scan Preconditioning Sequence (Scan Preconditioning)
// inserted SCAN SEQUENCE: Scan Sequence (Scan)
   Macro TEST {
      ALLPIS = 00010000111000001;
      ALLIOs = ZZ;
      ALLPOs = XXXXXX; }
   Macro SCAN lssd {
      S00001 \overline{l}ssd = LHLLXXXXX;
      S00002 lssd = XXXXXXXXXXXXXXX; }
```

In the example above, the inner Loop represents a channel\_scan event which cycles the product clocks to increment the on-product PRPGs and MISRs and to move test values along the LBIST channels whereas the outer Loop performs "N" cycles of the LBIST test sequence. This example also shows how the parent scan state is entered and a scan-out is performed to unload the MISR values.

### **Timed Test Types**

Support for timed tests involves consideration of the following:

- "Timing Data" objects exist within the vectors file which specify explicit timings for test period, strobe offset, and primary signal I/Os.
- Each timing data object applies a "dynamic" pattern within one or more test sequences.
- One or more test cycles may be required for each dynamic pattern.

**Test Vector Formats** 

The above considerations are reflected in the STIL by defining a unique WaveformTable for each timing data object and then referencing the appropriate WaveformTable for each dynamic pattern found within the test data. The following is an example of a dynamic WaveformTable.

```
WaveformTable TBautoLogicSeq8_7_0_cycle { Period '12500.0000ps';
Waveforms {
    "A" { 01ZP { '0ns' P/P/P/D; '1250.0000ps' D/U/Z/U; '1750.0000ps' D/U/Z/D; } }
    "B" { 01ZP { '0ns' P/P/P/D; '2000.0000ps' D/U/Z/U; '2500.0000ps' D/U/Z/D; } }
    "C" { 01ZP { '0ns' P/P/P/D; '250.0000ps' D/U/Z/U; '750.0000ps' D/U/Z/D; } }
    "CS" { 01Z { '0ns' P; } }
    ...

"DO3" { LHTX { '0ns' X; '1000.0000ps' 1/h/t/x; '1250.0000ps' X; } }
    "SO1" { LHTX { '0ns' X; '1000.0000ps' 1/h/t/x; '1250.0000ps' X; } }
    "SO1" { LHTX { '0ns' X; '1000.0000ps' 1/h/t/x; '1250.0000ps' X; } }
    "SO2" { LHTX { '0ns' X; '1000.0000ps' 1/h/t/x; '1250.0000ps' X; } }
    "SO2 BIDI" { LHTX { '0ns' X; '1000.0000ps' 1/h/t/x; '1250.0000ps' X; } }
    "SO2 BIDI" { LHTX { '0ns' X; '1000.0000ps' 1/h/t/x; '1250.0000ps' X; } }
    /* end Waveforms */
} /* end WaveformTable */
```

The WaveformTable is given a unique name which is constructed from its sequence name and timing ID appended with a cycle number. Within each WaveformTable are the signal waveform descriptions which contain the calculated times from the timing data objects. When a test sequence containing a dynamic pattern is encountered in the vectors, the converter produces a macro invocation which references the appropriate WaveformTable as shown below.

```
Macro TBautoLogicSeq8 7 0 {
   ALLPIs = 0P010000011000010;
   ALLPOS = XXXXXX;
   ALLIOS = XX; }
```

Multiple vector statements are produced if there are multiple cycles required, each referencing the appropriate <code>WaveformTable</code>. For untimed "static" patterns, the user specified timings are used as usual.

# **Verilog Pattern Data Format**

Encounter Test can export test vectors in Cadence Design Systems, Inc. Verilog format. The following discussion assumes a basic knowledge of Verilog. For more information, refer to Cadence Design Verilog documentation.

**Test Vector Formats** 

Encounter Test creates a common "task definition" file and one or more Verilog "vector" files for each exported set of tests. The task definition file contains the Verilog task definitions which describe the application of parallel and scan vectors. This file is "included" in each vector file and eliminates the redundant definition of these tasks. The vector files contain Verilog language statements that represent the test vectors in a format and which can be used as input to a Verilog simulator or to applications which convert Verilog to tester programs.

The test data is divided into multiple vector files in order to reduce the overall processing time of a single, large Verilog file. You can choose one of the following methods for creating the files using either the graphical interface or command line:

Create Verilog from committed tests for each testsection found within each experiment in the source vectors file. Optionally, you can create Verilog for each tester loop within each test section within each experiment. The file name is of the form:

```
VER.testmode.testsectiontype.ex#.ts#[.tl#]
```

■ Create Verilog from uncommitted tests for each testsection found within each experiment in the source vectors file. Optionally, you can create Verilog for each tester loop within each test section within each experiment. The file name is of the form:

```
VER.testmode.experiment.testsectiontype.ex#.ts#[.tl#]
```

### where in each case:

testmode is the test mode name
experiment is the name of the experiment
testsectiontype is the test section type (e.g. scan)
ex# is the experiment number
ts# is the test section number
t1# is the test loop number (optional)

Commentary is included in each file which correlates its contents to the source vectors with regard to experiment, test section, tester loops, test procedures, test sequences and patterns.

The following Vectors test section types are supported:

■ Flush ■ Scan ■ Channel\_Scan

■ Logic
■ Macro
■ Logic LBIST

**Test Vector Formats** 

- Driver and Receiver IOWRAP Stuck Driver ICT Stuck Driver
- IEEE 1149.1 Integrity IOWRAP Shorted Nets
   ICT Shorted Nets

A complete set of example Verilog files is shown in <u>"Verilog Pattern Data Examples" on page 285</u>.

# **Verilog Basic File Structure**

Conceptually, the Verilog can be divided into four sections: a header section, a section which connects the vectors to the structure, a set of predefined tasks for simulating a parallel test cycle, a scan cycle, etc. and the actual test vectors. The following discusses each section in more detail. Note that the task definition and vector files are described as a single logical entity although they are produced as separate files.

#### Header

A header section begins each Verilog file, an example of which is shown below.

```
//
                 VERILOG TASKDEF FILE
 Encounter(R) Test and Diagnostics 3.0. Oct 07, 2005 (linux24 ET30)
//
//
 FILE CREATED......October 07, 2005 at 16:13:04
                                              //
//
//
 PROJECT NAME.....lbc
//
//
  TESTMODE.....lssd
//
  TDR.....dummy tester lssd
//
//
                                              //
//
  TEST PERIOD.....80
                      TEST TIME UNITS.....ns
                                              //
  TEST PULSE WIDTH.....8
                                              //
//
                      TEST STROBE TYPE.....edge
  TEST STROBE OFFSET.....72
//
                                              //
//
  TEST BIDI OFFSET.....0
  TEST PI OFFSET.....0
                      X VALUE....X
//
                                              11
 TEST PI OFFSET for pin "A" (PI # 1) is ......8
//
                                              //
 //
  //
//
                                              //
  SCAN FORMAT......serial SCAN OVERLAP.....yes
//
  SCAN PERIOD...........80 SCAN TIME UNITS......ns
//
  SCAN PULSE WIDTH.....8
 SCAN STROBE OFFSET.....0 SCAN STROBE TYPE.....edge
 SCAN BIDI OFFSET.....16
//
  //
//
 //
                                              //
  SCAN PI OFFSET for pin "B" (PI # 2) is .......40
//
                                              //
//
```

**Test Vector Formats** 

The following information is included in the header section:

- Encounter Test version used to create the file
- Date and time of file creation
- Project identification data
- Applicable testmode name
- Source Experiment and Test Section identification
- Specification of selected command line parameters
- Applicable tester termination information

This section also supplies the Verilog "timescale" and "module" constructs. The timescale construct defines the units of time to be applied to timing statements used in the task definitions. The module construct is required at the beginning of each Verilog file. It is terminated by an "endmodule" construct at the end of the file. The module name is a catenation of the entity name, testmode name, experiment number, test section number, and, if applicable, tester loop number.

### **Structure Connection**

This section defines the various Verilog variables used to manipulate or sample the primary I/O ports during simulation. An example is shown below.

The buss\_PIs variable contains a bit position for each PI and bidirectional PI net. Pure PIs are mapped to positions in buss\_PIs by the structure instantiation such that when a buss\_PIs bit changes value it is propagated to the corresponding PI of the structure. BIDI PIs are mapped to their corresponding POs by use of an assign statement (see below).

**Test Vector Formats** 

Similarly, the buss\_Pos variable contains a bit position for each PO net. POs, including BIDI POs, are mapped to buss\_Pos positions by the structure instantiation such that when simulation changes a PO value it is reflected in the corresponding bit position in buss\_Pos.

The stim\_PIs variable contains a bit position for each PI and bidirectional PI net and is used to hold the values assigned to these nets by the test vectors. When the parallel cycle task is invoked it transfers the values from stim\_PIs to buss\_PIs which in turn propagates the values to the structure PIs and bidirectional POs for simulation. The stim\_CIs variable is used to manipulate clock pulses on clock PIs in a similar manner.

The resp\_POs variable contains a bit position for each PO net, including bidirectional POs. The resp\_POs variable is used to hold the response values expected by the test vectors for these nets. When the parallel cycle task is invoked it compares the values in buss\_POs, as calculated by the simulation, to those in resp\_POs. When a miscompare is detected, a flag is set in comp\_POs for the corresponding PO net.

This section also defines similar variables for input stim, output compare, and shift masks for all scan chains.

The stim\_SLs and resp\_MLs variables hold the values to be applied to and measured at all flops or latches. The stim\_SSs variable holds values to be applied to all skewed stim latch values, if any.

The test vector section assigns stim and expect values from the vector scan events to the stim\_SLs and resp\_MLs variables and then invokes the necessary scan task(s) which perform the actual scan operation. Since scan chains will vary in length, shorter chains are required to be "padded" with X's so that chains can be scanned in parallel. This padding is accomplished by use of selectively assigning bit values to the stim\_SLs and resp\_MLs variables in the test vector section. Since unassigned bits in these variables are never changed, shorter chains are effectively padded with X values.

Connection to the structure is accomplished as shown below. This statement "instantiates" the structural module and assigns Verilog variables to each of its ports (PIs and POs).

February 2013 177 Product Version 12.1.101

**Test Vector Formats** 

```
lbistchip inst (
                       (buss_PIs[01]),
(buss_PIs[02]),
(buss_PIs[03]),
(buss_PIs[04]),
    . A
    .B
    .C
    .CS
    .DI1
                       (buss PIs[05]),
    .DI2
                       (buss PIs[06]),
                      (buss^-PIs[07]),
    .DI3
    .DI4
                      (buss PIs[08]),
                     (buss_PIs[00]),
(buss_PIs[10]),
(buss_PIs[11]),
(buss_PIs[12]),
(buss_PIs[13]),
    .ENABLE1
    .ENABLE2
    . ME
    .PS
    .SEL
    .SI1
                       (buss PIs[14]),
                       (buss PIs[15]),
    .SI2
                       (buss PIs[18]),
    .ST1
                       (buss PIs[19]),
    .ST2
    .DO1
                       (buss POs[01]),
                       (buss_POs[02]),
(buss_POs[03]),
(buss_POs[04]),
    .DO2
    .DO3
    .DO4
    .SO1
                       (buss POs[05]),
    .SO1 BIDI (buss POs[06]),
    .SO2
                       (buss POs[07]),
    .SO2 BIDI
                       (buss POs[08]));
```

Connection is done by name so the order of the ports in the instantiation is not dependent on the order of ports in the structural definition. Pure input ports are connected to the <code>buss\_PIs</code> variable. Output and bidirectional ports are connect to the <code>buss\_POs</code> variable. The top cell name is used as the name of the module. The top cell name appended with <code>\_inst</code> is used as the name of the module instance.

Finally, it may become necessary to make several other connections to the structure. This is done for bidirectional PIs, which are considered to be POs by Verilog, and, in the case of a parallel scan format, to internal latches. An example of bidirectional pin connections is shown below.

These assignments place the values put into the <code>buss\_PIs</code> variable bidi net positions by the various tasks onto bidirectional PO nets which have been connected to the <code>buss\_POs</code> variables by the instantiation of the structure, as shown above.

**Test Vector Formats** 

### **Tasks**

Encounter Test defines various tasks depending on the type of test patterns created. For example, Encounter Test can create tasks to apply the static FULLSCAN patterns or to apply patterns via the XOR or OPMISR compression logic. This section covers some of these tasks that will help you understand any Verilog pattern set created by Encounter Test.

**Note:** Refer to the Verilog mainsim file created by Encounter Test to know more about all the tasks.

### sim\_setup

This is the first task invoked by Encounter Test and it initializes the global\_term variable to Z. Next, it assigns all the design port names to the name\_PO variable, which is used for both debug messages and as part of any miscompare messages.

Lastly, it searches for the following NCSim "+" arguments that may have been applied:

- +DEBUG This turns on the runtime debug messages.
- +HEARTBEAT This turns on the heartbeat messages that provide the current pattern number being processed and assures that the simulation is still active.
- +START\_RANGE=<odometer> and +END\_RANGE=<odometer> These allow you to simulate only a subsection of the entire pattern set within the vector file.
- +FAILSET When set, this argument dumps the simulation miscompare messages to a separate file.

Refer to NC-Sim Considerations in *Encounter Test: Guide 6: Test Vectors* for more information.

### sim vector file

This task processes the content of the vector files, one at a time, and then returns the control back to the initial block. If another file needs to be processed in between, the initial block processes it and then returns the control back to this task.

The task initializes the stim, part, and resp variables, which are defined by Encounter Test to contain the pattern stimulus, capture the part response, and hold the expected responses.

**Test Vector Formats** 

The task then reads each line of the vector file. Each line is processed by a CASE STATEMENT that extracts the first entry on each line to determine the appropriate course of action.

This task includes opcode definitions, which have reference to the following:

- Skewed latches Skewed latches exist only within the LSSD domain. Encounter Test can add an extra "A" or "B" clock to the scan shift sequence. This "skews" the normal scan shift to where the L1 latch may not have the same logic value as the L2 latch for a specific position on the scan chain.
- Core tests Core logic patterns are patterns that were created for a module that is now instantiated into the design. These patterns are mapped/migrated from a core or internal module to the top-level design.

<u>Table 2-1</u> on page 180 lists the valid opcode definitions used by this task:

**Table 2-1 Opcode Definitions** 

Function	Explanation
000:	This line stops simulation. When inserted in the middle of a file, it will stop NCSim at that point.
	Tip
	From the Ncsim prompt, issue reset to reset simulation to time 0 and run xx ps to run up to the desired point within simulation. This helps you avoid having to edit the pattern file.
100 <comment>:</comment>	This is a comment line
101 <i><pi>:</pi></i>	This line starts oscillator pins. These are pins assigned the OSC flag within the pin assignment file. The $PI$ entry points to the OSC pin.

**Test Vector Formats** 

102 <i><pi>:</pi></i>	This line stops the oscillation on OSC pins. The $PI$ entry points to the OSC pin.
200 <stim_pis>:</stim_pis>	This line contains the input stimulus for the PIs. $stim_{PIs}$ is the variable that is set.
201 <stim_cis>:</stim_cis>	This line contains input clock stimulus. $stim\_CIs$ is the variable that is set.
202 <resp_pos>:</resp_pos>	This line contains the expected PO responses. $resp\_POs$ is the variable that is set.
203 <global_term>:</global_term>	This line contains the global termination value that is applied to all design bidirectional pins. $global\_term$ is the variable that is set.
204 <stim_sss>:</stim_sss>	This line contains the scan input stimulus values for $stim\_SSs$ . These are the skewed scan latch input stimulus values.
205 <stim_css>:</stim_css>	This line contains the scan input stimulus values for $stim\_CSs$ . These are the skewed scan latch stimulus values from a CORE logic test pattern set.

**Test Vector Formats** 

300 <testModeNumber>
<stim\_SLs>:

**Note:** If write\_vectors scanvariables=byregister, the opcode definition is as follows:

300 <testModeNumber>
<reqNumber><stim\_SLs>:

This line contains the scan input stimulus values.  $stim_SLs$  is the variable that is set.

testModeNumber defines the testmode being used. Different test modes result in different scan chain configurations. The second entry on this line is a test mode. The most likely reason for multiple test modes is the presence of FULLSCAN and OPMISRPLUS or XOR compression logic within the design.

regNumber is an integer with 1 as the minimum value and the number of stim or measure registers as the maximum value.

301 <testModeNumber>
<resp\_MLs>:

**Note:** If write\_vectors scanvariables=byregister, the opcode definition is as follows:

301 <testModeNumber>
<regNumber><resp\_MLs>:

This line contains the expected scan chain values from the design.

resp\_MLs is the variable that is set.

This also includes different test modes.

regNumber is an integer with 1 as the minimum value and the number of stim or measure registers as the maximum value.

302 <testModeNumber>
<stim\_CEs>:

**Note:** If write\_vectors scanvariables=byregister, the opcode definition is as follows:

302 <testModeNumber> <cmeNumber><stim\_CEs>:

If the design includes vector compression logic and MASK logic, this line provides the Channel Mask Enable input.  $stim\_CEs$  is the variable that is set.

cmeNumber is an integer with 1 as the minimum value and the number of CME pins on the part as the maximum value.

**Test Vector Formats** 

303 < stim\_CMs>:

**Note:** If write\_vectors scanvariables=byregister, the opcode definition is as follows:

303 < regNumber > < stim CMs > :

This entry provides the Channel Mask input data that Encounter Test ATPG creates while generating the test patterns.  $stim\_CMs$  is the variable that is set.

regNumber is an integer with 1 as the minimum value and the number of stim or measure registers as the maximum value.

304 <experimentNumber>
<stim\_CLs>:

**Note:** If write\_vectors scanvariables=byregister, the opcode definition is as follows:

304 <experimentNumber>
<reqNumber><stim CLs>:

This line contains the scan input stimulus values for  $stim\_CLs$ . These are the scan latch stimulus values from a CORE logic test pattern set. experimentNumber contains an experiment number that defines the experiment being used. If these scan stimulus values from a core test were skewed then the opcode will be 205.

regNumber is an integer with 1 as the minimum value and the number of stim or measure registers as the maximum value.

305 <experimentNumber>
<resp CLs>:

**Note:** If write\_vectors scanvariables=byregister, the opcode definition is as follows:

305 <experimentNumber>
<regNumber><resp\_CLs>:

This line contains the expected response values from a set of core test scan latches.  $resp\_CLs$  is the variable that is set. This also includes different experiments.

regNumber is an integer with 1 as the minimum value and the number of stim or measure registers as the maximum value.

306 < stim\_OIs>:

**Note:** If write\_vectors scanvariables=byregister, the opcode definition is as follows:

306<regNumber><stim\_OIs>:

This line contains the stimulus OPCG values that are loaded via OLE.  $stim_OIs$  is the variable that is set.

regNumber is an integer with 1 as the minimum value and the number of stim or measure registers as the maximum value.

183

**Test Vector Formats** 

400:	This line invokes the test_cycle task. This task applies the functional capture sequence.
401:	This line invokes the test_cycle_flush task. This is an LSSD scan chain flush test.
403:	This line invokes the scan_cycle task. This task applies the scan chain shift pattern sequence.
500:	Start of a repeat loop.
501:	End of a repeat loop.
600 <testmodenumber> <sequencenumber><max>:</max></sequencenumber></testmodenumber>	This line invokes any SCAN preconditioning or SCAN exit sequences required by the design. Every test mode (testModeNumber) in the design can have a unique sequence (sequenceNumber) to enter or exit scan shift mode. A verilog task is defined for mode and the tasks are invoked as needed. In addition, there can be other special sequences such as a MISR RESET sequence for OPMISRPLUS compression logic. If used, MAX defines the number of cycles or the cycle number.
601 < testModeNumber > < sequenceNumber > < MAX > :	Similar to 600, this line invokes SCAN preconditioning or SCAN exit sequences but for OPCG logic.
700 <experimentnumber> <scannumber> <sequencenumber> <max>:</max></sequencenumber></scannumber></experimentnumber>	Similar to 600, this line is the preconditioning and exit sequencing for any embedded CORE test. Every experiment (experimentNumber) in the design can have a unique scanNumber and a unique sequence (sequenceNumber) to enter or exit scan shift mode. If used, MAX defines the number of cycles or the cycle number.

**Test Vector Formats** 

800:	This line invokes a diagnostic observe sequence is case the design contains OPMISRPLUS compression logic.
801:	This line will invoke a diagnostic return sequence.
850 <tasknum>:</tasknum>	This line contains the special event sequences for dynamic test pattern application that the design requires. taskNum is the special event sequence to be invoked.
900 <patternnumber>:</patternnumber>	This line contains the ATPG pattern number.
901 <patternnumber>:</patternnumber>	This line contains the measure ATPG pattern number.

#### **Test Vectors**

This section represents the actual test vectors in Verilog format. As can be seen below, this section starts with the Verilog "initial" construct and the opening of a "begin" block to contain the vector data and ends with two "end" constructs which close out the "begin" and "module" constructs to end the file.

```
INCLUDE COMMON TASK DEFINITIONS //
**************************//
 'include "VER.lssd.taskdef"
// TESTER LOOP...... PROCEDURES HAVE MEMORY....no
initial
   begin
     simulation setup;
//
// TEST PROCEDURE......1 TYPE......init //
// SLOW TO TURN OFF......false SEQUENCES HAVE MEMORY....no //
//*****************************
 PATTERN = "2.1.1.1.1.1";
     stim PIs[01:19] = 19'bXXXXXXXXXXXXXXXZZXX;
     task cycle;
 PATTERN = "2.1.1.1.1.2";
     stim PIs[01:19] = 19'b000XXXXXXXXXXXXXZZXX;
```

Test Vector Formats

```
task cycle;
PATTERN = "2.1.1.2.1.1";
      stim SLs[01:09] = 09'b010010011;
      stim SLs[17:32] = 16'b0111000100000001;
      Scan_Preconditioning_Sequence_lssd;
      Scan Sequence 1ssd;
 PATTERN = "2.1.1.2.1.2";
      stim PIs[01:19] = 19'b000011010000111ZZ00;
      task cycle;
 PATTERN = "2.1.1.2.1.3";
      task cycle;
 PATTERN = "2.1.1.2.1.4";
      resp POs[01:08] = 08'b00100000;
      task cycle;
 PATTERN = "2.1.1.5.9.2";
      stim PIs[01:19] = 19'b000010110001101ZZ10;
      resp_POs[01:08] = 08'b00000000;
      task cycle;
 PATTERN = "2.1.1.5.9.3";
      resp POs[01:08] = 08'b000000000;
      task cycle;
 PATTERN = "2.1.1.5.9.4";
      stim CIs[01:19] = 19'b001XXXXXXXXXXXXXXX;
      task cycle;
 PATTERN = "2.1.1.5.9.5";
      resp_MLs[01:09] = 09'b100011011;
      resp MLs[17:32] = 16'b1001111011001101;
 PATTERN = "2.1.1.5.10.1";
      stim SLs[01:09] = 09'b110001011;
      stim_SLs[17:32] = 16'b0010100100010011;
      Scan Preconditioning Sequence 1ssd;
      Skewed_Unload_Sequence_lssd;
      Scan Sequence lssd;
 PATTERN = "2.1.1.5.10.2";
      stim PIs[01:19] = 19'b0001111110000111ZZ10;
      resp POs[01:08] = 08'b000000000;
      task cycle;
 PATTERN = "2.1.1.5.10.3";
      resp POs[01:08] = 08'b00000000;
      task cycle;
 PATTERN = "2.1.1.5.10.4";
```

**Test Vector Formats** 

As patterns are encountered, various Verilog statements are produced as follows:

- Stim\_PI events create an assignment of the PI values to be applied to the stim\_PIs variable, including bidirectional PIs,
- Stim\_Clock events create an assignment of the clock values to be applied to the respective clock index of the stim\_PIs and stim\_CIs variables,
- Pulse clock events create an assignment of the inactive clock value to the respective clock index of the stim PIs variable and the active value to the stim CIs variable,
- Measure\_PO events create an assignment of the expected PO values to the resp\_POs variable.
- Scan\_Load or scan\_load events create an assignment of stim values, potentially adjusted for inversion, to the stim\_SLs variable,
- Skewed\_Scan\_Load events create an assignment of the latch stim values, potentially adjusted for inversion, to be applied to the stim SLs and stim SSs variables, and
- Scan\_Unload, Skewed\_Scan\_Unload, and scan\_unload events create an assignment of the expected values, potentially adjusted for inversion, to the resp\_MLs variable.

Since Verilog register variables hold their values until explicitly changed, the above assignments are only produced if their values are different from the last set of values assigned to the variable. This reduces redundant assignments which, in turn, reduces the overall size of each vector file.

One or more (for scan events) of the tasks discussed previously are then invoked, depending on the type of events encountered in the vectors.

**Test Vector Formats** 

### **Equation-based Timing for Verilog Patterns**

If you specify write\_vectors equationbasedtimings=yes, Encounter Test defines the timing information in variables, which you can use to modify the timing information in the Verilog file.

The following is the sample equation-based timing definitions added to the mainsim.v file when specifying equationbasedtimings=yes:

## **Verilog Variations**

The following sections discuss variations on the basic Verilog file structure described above.

### Overlapped/Non-Overlapped Scans

The default is to overlap scan-outs with scan-ins. This overlap reduces the number of cycles required for scanning of test data into and out of the scan chains. However, overlap is not always possible. For instance, overlap cannot be done between tester loops since tester loops are intended to be independent. In addition, overlap cannot be done where there are intervening events which must take place between the scan-out and the subsequent scan-in. Therefore, for those cases where overlap is not possible a non-overlapped scan sequence is produced even though the user has requested scan overlap.

The test vector example above shows overlapped scans. Notice that pattern 2.1.1.5.9.5, which resulted from a Skewed\_Scan\_Unload event, sets the values to be measured into the

Test Vector Formats

resp\_MLs variable. However, no scan procedures are invoked at this point, i.e., scan is "deferred." The following pattern, number 2.1.1.5.10.1, which resulted from a Scan\_Load event, sets the scan values into stim\_SLs as well as invokes the necessary scan procedures to do the scan.

Optionally, the user may request a non-overlap scan style, whether or not overlap is possible. By not overlapping scans the number of tester cycles required for scan effectively doubles. This is not usually desired as it increases the time to test the product and thus increases the cost of test. However, non-overlap may be required in some cases.

The Verilog example below shows a subset of the test vector section which implements a non-overlapped scan.

Notice that each scan event invokes the required scan tasks. Also, to ensure that no measures are done during the scan-in operation, the resp\_MLs variable is set to all X's. Effectively, this are the only differences for the non-overlap mode of operation. The scan sequence itself is not changed.

### **Macro Test Types**

Support for Macro tests is very similar to Logic tests with the following exceptions:

- Macro tests typically contain loops to perform a repetitive application of clocks or to increment macro counters or address values, etc. Therefore, the loop and end loop events must be represented in the Verilog.
- Macro tests may also contain pulses on non-clock PIs due to selecting a non-clock PI correspondence point for a macro clock.

The above macro test considerations are reflected in the test vector section by using the Verilog "repeat" and "begin/end" constructs to represent the pattern loop events and by

**Test Vector Formats** 

changing pulse events on non-clock PIs into a sequence of two vectors: the first to turn the non-clock PI to its "on" state, the second to return it to its "off" state. If the non-clock PI is not originally off prior to the pulse, a third vector is added to establish this state.

```
PATTERN = "1.4.1.5.1.2";
    stim_PIs[01:19] = 19'b00010000000100ZZ00;
    task_cycle;
    stim_PIs[01:19] = 19'b000100000000100ZZ10;
    resp_POs[01:08] = 08'b00000000;
    task_cycle;
```

The above example shows how a negative-active pulse on a non-clock PI is treated in the Verilog using two consecutive vectors, the first a stim to 0 and the second a stim to 1.

### **LBIST Test Types**

Support for LBIST tests involves consideration of the following LBIST test concepts:

- Scanning in the LBIST mode is somewhat different than normal scanning. The vectors will contain channel\_scan events in lieu of the deterministic scan events. These channel\_scan events also use attributes, as opposed to unique scan event types, to differentiate between normal and skewed scans. Therefore, unique LBIST "channel scan" sequences must be supported.
- The core of the LBIST test sequence involves cycling product LBIST clocks. These clocks cycle the on-product PRPGs and MISRs and move test values along the LBIST channels. Therefore, looping on the LBIST test sequence is required.
- LBIST test results are represented by "signatures." These are the values that remain in the PRPGs and MISRs after the LBIST test sequence has completed. Signatures are represented as hexadecimal values by signature events. These must be converted to parent mode values and compared to the product values by a scan-out after the final sequence cycle has completed. Note, only the final signatures for each LBIST test sequence will be compared (see below).

These considerations are reflected in the task definition and test vector sections. In an LBIST task definition all parent mode and the child mode scan tasks are defined. Each collection of tasks has been derived from the appropriate mode's sequence definition file. Each mode has a preconditioning, skewed loading, skewed unloading, and scan sequence. These tasks are invoked in the test vector section whenever a scan sequence is required for the respective mode. Note that while the sequences themselves are different, the timings used within each are common, i.e., the "static" timings are used since scan is not timed.

**Test Vector Formats** 

An LBIST test vector section is very similar to deterministic test in construction. However, the test sequence uses Verilog "repeat" and "begin/end" constructs to model the LBIST test sequence cycle. As shown below, the patterns contained within the begin/end block reflect the patterns contained within the LBIST test sequence.

```
//
PATTERN = "1.2.1.1.1.1";
      task_cycle;
      stim_PIs[01:19] = 19'b000XXXXXXXXXXXXXZZXX;
      stim CIs[01:19] = 19'b000XXXXXXXXXXXXXXXXX;
      task cycle;
  PATTERN = "1.2.1.1.1.1";
      stim_SLs[01:09] = 09'b1111110000;
      stim SLs[17:32] = 16'bXXXXXXXXXXXXXXX;
      Scan_Preconditioning_Sequence_lssd;
      Scan_Sequence_lssd;
  PATTERN = "1.2.1.1.1.2";
      stim PIs[01:19] = 19'b000XXXXXXXXXXXXXXZZ1X;
      task cycle;
//**************************//
// TEST PROCEDURE......2 TYPE......normal
// SLOW TO TURN OFF......false SEQUENCES HAVE MEMORY....no
PATTERN = "1.2.1.2.1.1";
      Scan_Preconditioning_Sequencebsr_lbist;
      Scan Sequence lbist;
      stim PIs[01:19] = 19'b000100000110000ZZ10;
      task_cycle;
repeat(256) begin
  PATTERN = "1.2.1.2.2.1";
      stim_CIs[01:19] = 19'b001XXXXXXXXXXXXXXX;
      task cycle;
  PATTERN = "1.2.1.2.2.2";
      Scan_Preconditioning_Sequence_lbist;
      Skewed_Unload_Sequence_lbist;
      Scan_Sequence_lbist;
  PATTERN = "1.2.1.2.2.3";
end
      resp_MLs[01:09] = 09'b0100XXXXX;
      resp_MLs[17:32] = 16'bXXXXXXXXXXXXXXXXX;
      Scan Preconditioning Sequence 1ssd;
      Scan_Sequence_lssd;
```

**Test Vector Formats** 

At the completion of the sequence the final PRPG and MISR signature events return the product to the parent mode and a scan-out/compare is performed (as in example pattern 1.2.1.2.2.3) for the final signature values. In addition, "begin\_test\_mode" events encountered in any modeinit sequence cause the inclusion of the target mode's initialization sequence from its sequence definition file to be instantiated in-line in the vectors (see pattern 1.2.1.1.1.1 in the example).

The following limitations apply to the Verilog LBIST support:

- LBIST allows mixing of on-product and tester supplied PRPGs and MISRs. However, there is no reasonable way to represent tester PRPGs or MISRs in Verilog. Therefore, support will be limited to on-product PRPGs and MISRs only. If tester supplied PRPGs or MISRs are indicated in the test data, a message will be issued indicating that this type of test data cannot be supported and the test section will be skipped.
- LBIST allows the determination of "intermediate" signatures for PRPG and MISR values at various points within the test cycle. While Verilog support for intermediate signatures is possible, the requirement for it is not clear at this time. Thus, intermediate signatures will not be supported, however no messages will be issued if intermediate signatures are encountered.
- LBIST supports a "fast forward" mode of operation where ineffective (non-fault detecting) cycles are skipped. Again, while Verilog support is possible, the requirement for it is not clear at this time. Thus, fast forward cycles will not be supported.

### **Timed Test Types**

Support for timed tests involves consideration of the following:

- "Timing Data" objects exist within the vectors file which specify explicit timings for test period, strobe offset, and primary signal I/Os.
- Each timing data object applies a "dynamic" pattern within one or more test sequences.
- One or more test cycles may be required for each dynamic pattern.

The above considerations are reflected in the Verilog by defining a unique task for each timing data object and then invoking the appropriate task for each dynamic pattern found within the test data. The following is an example of a dynamic task.

**Test Vector Formats** 

```
buss PIs[0021] = stim_CIs[0021];
#6.625000;
buss PIs[0021] = stim_PIs[0021];
#6.250000;
buss PIs[0196] = stim_CIs[0196];
#6.625000;
buss PIs[0196] = stim_PIs[0196];
#5.375000;
stim_CIs = 0200'bXXXXXX...0XX1XX00XXX;XXXX...XXX0XX1XX00XXX;
end
endtask
```

The task is given a unique name which is constructed from its sequence name and timing ID appended with a cycle number. Within each task the various values are applied to the PI pins at the times calculated from the timing data objects. When a test sequence containing a dynamic pattern is encountered in the vectors, the converter produces a statement which invokes the appropriate task as shown below.

```
PATTERN = "2.1.1.85.1.4";
stim_CIs[0001:0200] = 0200'bXXXXX...XXXXXXXXXXXXXXXX;
task_cycle;

PATTERN = "2.1.1.85.1.5";
stim_CIs[0001:0200] = 0200'bXXXXX1XXX...XXX0XX1XX10XXX;
TBautoLogicSeq39_36_0;
```

Multiple task invocation statements are produced if there are multiple cycles required, each referencing the appropriate task. For untimed "static" patterns, the tasks which use the user specified timings are invoked as usual.

Refer to "Default Timings for Clocks" in the Encounter Test: Guide 6: Test Vectors for related information.

#### **Scan Formats**

As discussed above, two scan forms of scan are supported.

When the *parallel* format is selected, several changes are required in Verilog files from what has been described earlier. The most obvious, and most significant, change involves the scan task which must now provide the Verilog which manipulates the flops and latches directly instead of via a shifting process. There are also several minor changes required to other sections. The following example shows how the chain variables are defined for these scan formats.

**Test Vector Formats** 

The differences here are the addition of the new buss\_SLs and buss\_MLs variables which are added to provide a source for manipulating flop and latch inputs and outputs. These variables are connected to the structure by the following assignments.

Values are applied to the flops or latches by setting values into buss\_SLs. Simulation values from each scan cell are collected by buss\_MLs which can then be compared to values in resp\_MLs just as buss\_POs values are compared to values in resp\_POs.

**Test Vector Formats** 

### **Analysis of Verilog Simulation Miscompares**

The Encounter Test Verilog vectors, in combination with a user-provided Verilog model, can be used to drive a Verilog simulation. To facilitate the use of the vectors in this manner, the taskdef files contain statements which compare the expected design responses predicted by Encounter Test to those generated by the Verilog model during the Verilog simulation. These statements attempt to mimic the comparisons done by test equipment as if the vectors were actually applied to the product. They are therefore inserted into the cycle at the user specified strobe offset time.

When a miscompare occurs, a message is issued to the Verilog log file indicating the type of miscompare, the pattern number, the expected responses, and the simulated responses.

### **Parallel Cycle Miscompares**

For a parallel test cycle, comparisons are done at product POs. An example miscompare message of this type is shown below.

```
PO miscompare(s) at pattern: 2.1.1.2.1.4 at Time: 72
Expected: 0 Simulated: 1 On Output: DO2
Expected: 0 Simulated: X On Output: DO4
```

This example indicates that a PO miscompare occurred at pattern number 2.1.1.2.1.4 (this is interpreted as experiment 2, test section 1, tester loop 1, test procedure 2, test sequence 1, and pattern 4). Also indicated are the expected values, as calculated by Encounter Test simulation, the simulated values, as calculated by Verilog and the output pin name in error.

Values are retained in each variable (stim\_PIs, resp\_POs, stim\_SLs, etc.) until explicitly reset. For example, the values for a stim\_PI come from the prior assignment. Note that some of the scan tasks (preconditioning is one example) will change the values in stim\_PIs to establish the scan state. These values are left in stim\_PIs, i.e., not reset back to their value prior to scan. Encounter Test leaves the scan state values on PIs after a scan operation i.e., the stim\_PI is permanently changed by the preconditioning assignments.

### **Scan Cycle Miscompares**

For scan cycle miscompares, comparisons are performed at scan-out POs for the *serial* format. For the *parallel* format, comparisons are performed at the flop or latch outputs however, the failure is presented as if it took place at the scan-out POs. The provides a common miscompare message format. An example of a scan miscompare is shown below.

```
SO miscompare(s) at pattern: 2.1.1.4.1.1, Bit: 5, Scan Section: Scan_Sequence at Time: 8
Expected: 0 Simulated: 1 On Output: SO1
```

**Test Vector Formats** 

This example shows that a miscompare occurred at pattern 2.1.1.4.1.1. It also shows that bit 5 was the failing bit position, relative to the scan-out PO and the applicable scan section name. Again, the expected value, simulated value, and failing scan-out PO are shown.

А

## **Scan Operation**


This chapter covers **Scan Operation Structure** on page 197.

## **Scan Operation Structure**

The scan operation has the following structure:

Scan Operation

Figure A-1 Scan Operation Structure



NOTES: \*1 denotes the sequnce is optional.

\*2 denotes that this sequence is present only for an On-Product MISR test mode

Scan\_Load event= (W) + (Y)

Skewed\_Scan\_Load event= (W) + (Y) + (Z)

Scan\_Unload event= (W) + (Y)

Skewed\_Scan\_Unload event= (W) + (X) + (Y)

Channel\_Scan 0 event= (W) + (Y)

Channel\_Scan (skewed\_load) event= (W) + (Y)

Channel\_Scan (skewed\_unload) event=(W) + (X) + (Y)

Channel\_Scan (skewed\_unload,skewed\_load) event= (W) + (X) + (Y) + (Z)

В

## **Encounter Test Pattern Data Examples**

Examples of pattern data are included for these formats:

- Vector
- Node List

Examples of these types of test pattern data are included:

- LSSD Sequence Definition
- WRPT
- LBIST

## **Vector Format Example**

Following is an example Vector Format. The commented lines at the beginning of the file are the vector correspondence data.

```
TBDpatt Format (mode=vector, model entity form=name);
#Vector Correspondence
     If the original position of any latch is changed within the Scan Load or
     Meas Latch vectors below, it is possible that some of the information
     included in the Controllable/Observable Register commentary will no longer be
     true. The potentially incorrect fields would include First Stim Bit,
     Last Stim Bit, First Meas Bit and Last Meas Bit.
 Legend:
        => the test function for the corresponding primary input/output pin
             AC => A shift clock
             AS => A shift and system clock
             BC => B shift clock
             BDY => boundary (test pin -- data)
BI => bi-directional inhibit
             BS => B shift and system clock
             CI => clock isolation
             CTL => boundary (test pin -- control)
             EC => shift clock for edge-sensitive flip-flops
```

```
#
             ES => clock for both shift and system function of edge-sensitive
                   flip-flops.
             LH => linehold
             ME => MISR enable
             OI => output inhibit
             PC => P clock
             PS => P and system clock
             SC => system clock
             SG => scan gate
#
             SI => scan-in
             SO => scan-out
#
             TI => test inhibit
  index => TestBench model pin index
#
#
 PI:
      (PI 1 = "Pin.f.l.lsrfh0b.nl.a0",
                                          # index = 0
       PI 2 = "Pin.f.l.lsrfh0b.nl.a1",
                                          # index = 1
#
      PI 3 = "Pin.f.l.lsrfh0b.nl.a2",
#
                                          # index = 2
      PI 4 = "Pin.f.l.lsrfh0b.nl.a3",
#
                                             index = 3
                                                        tf = SI
      PI 5 = "Pin.f.l.lsrfh0b.nl.a4",
PI 6 = "Pin.f.l.lsrfh0b.nl.a5",
                                             index = 4
#
                                                         tf = +SG
                                            index = 5
#
      PI 7 = "Pin.f.l.lsrfh0b.nl.a6",
                                          # index = 6 tf = -AS
      PI 8 = "Pin.f.l.lsrfh0b.nl.a7",
                                          # index = 7 tf = +SG
       PI 9 = "Pin.f.l.lsrfh0b.nl.a8",
                                          # index = 8 tf = -SG
       PI 10 = "Pin.f.l.lsrfh0b.nl.a9")
                                           # index = 9 tf = -BC
#
 PO:
                                           # index = 10
# index = 11
#
       (PO 1 = "Pin.f.l.lsrfh0b.nl.00",
        PO 2 = "Pin.f.l.lsrfh0b.nl.01",
#
       PO 3 = "Pin.f.l.lsrfh0b.nl.02")
                                          # index = 12 tf = SO
#
 Scan Chain Definition
  Legend:
#
    Load Node
                  => Pin where logic values are placed for transfer into a latch
#
                       via the load operation (e.g. a scan-in primary input).
#
    Unload Node => Pin where latch logic values appear as the result of an unload
#
                       operation (e.g. a scan-out primary output).
                  => TestBench model pin index for load/unload nodes or block index
#
    index
                       for stim/measure latches.
#
#
                    => The id of the load section.
    Load Sect
                  => The id of the unload section.
=> The number of bit positions in stim/observable register.
    Unload Sect
    Number Of RSLs => The number of Representative Stim Latches in the
controllable register.
    Number Of SSLs => The number of Skewed Stim Latches in the controllable
register.
    Number Of RMLs => The number of Representative Measure Latches in the
observable register.
    First Stim Bit => The bit position in the Scan Load vector where RSL values
                        for this scan chain begin.
    Last Stim Bit => The bit position in the Scan Load vector where RSL values
                        for this scan chain stop.
    First Meas Bit => The bit position in the Meas Latch vector where RML values
                       for this scan chain begin.
    Last Meas Bit => The bit position in the Meas Latch vector where RML values
#
#
                        for this scan chain stop.
#
```

```
# Controllable Register 1:
    Load_Node = "Pin.f.l.lsrfh0b.nl.a3" index = 3
Load_sect = 6
    Bit \overline{L}ength = 2
    Number Of RSLs = 2
    Number of SSLs = 1
    First \overline{S}tim Bit = 1 Last Stim Bit = 2
 Observable Register 1:
#
    Unload Node = "Pin.f.l.lsrfh0b.nl.02"
                                            index = 12
    Unload sect = 6
    Bit Length = 2
#
    Num\overline{b}er Of RMLs = 2
    First \overline{\text{Meas}} Bit = 1 Last Meas Bit = 2
         => Representative Stim Latch
  SSL
         => Skewed Stim Latch
         => Representative Measure Latch
  RML
  SR
         => The id of the controllable register which includes this latch.
           This id can be correlated to the scan chain definition
           information listed above.
  MR
         => The id of the observable register which includes this latch.
           This id can be correlated to the scan chain definition
           information listed above.
         => Position in the scan chain which this latch occupies.
  pos
            For a controllable register, the first latch which receives a
            value from the load node is in position 1 (i.e., latch
            closest to the load node). For a observable register, the
            latch whose value reaches the unload node first is in
#
           position 1 (i.e., latch closest to the unload node).
  a stim latch, the inversion is with respect to the scan
            chain input pin; for a measure latch, the inversion
            is with respect to the scan chain output pin.
            "No" means there is no inversion between the scan chain
            I/O pin and the latch.
# Scan Load:
\# (RSL^{-}1 = "Block.f.l.lsrfh0b.nl.srf10hm.021", \# SR = 1 pos = 1 index = 48
    RSL 2 = "Block.f.l.lsrfh0b.nl.srf10hn.021", \# SR = 1 pos = 2 index = 56
    SSL 3 = "Block.f.l.lsrfh0b.nl.srf10hm.014") \# SR = 1 pos = 1 index = 47
invert = no
# Meas Latch:
    (\overline{R}ML\ 1 = "Block.f.l.lsrfh0b.nl.srf10hn.021", # MR = 1 pos = 1 index = 56
invert = no
   RML 2 = "Block.f.l.lsrfh0b.nl.srf10hm.021") # MR = 1 pos = 2 index = 48
invert = no
                                                 # End of vector correspondence
[ Experiment tg 1;
[ Test Section 1.1 (tester termination = 0, termination domination = tester,
        test section type = scan, test type = static);
  [ Tester Loop 1.1.\overline{1} ();
   [ Test_Procedure 1.1.1.1 (type = init);
    [ Test_Sequence 1.1.1.1.1 (type = init);
     [ Pattern 1.1.1.1.1 (pattern_type = static);
                            Stim P\overline{I} ():
       Event 1.1.1.1.1.1.1
```

```
] Pattern 1.1.1.1.1;
   ] Test_Sequence 1.1.1.1.1;
   Test_Procedure 1.1.1.1;
Test_Procedure 1.1.1.2 (static_faults = 76, percent_static_faults =
46.060608);
     [ Test Sequence 1.1.1.2.1 ();
     [ Pattern 1.1.1.2.1.1 (pattern type = static);
        Event 1.1.1.2.1.1.1 Scan Load ():
10;
     ] Pattern 1.1.1.2.1.1;
     [ Pattern 1.1.1.2.1.2 (pattern_type = static);
        Event 1.1.1.2.1.2.1 Stim P\overline{I} ():
0001100100;
     ] Pattern 1.1.1.2.1.2;
     [ Pattern 1.1.1.2.1.3 (pattern_type = static);
        Event 1.1.1.2.1.3.1 Pulse \overline{()}:
"Pin.f.l.lsrfh0b.nl.a6"=+;
        Event 1.1.1.2.1.3.2 Pulse ():
"Pin.f.l.lsrfh0b.nl.a9"=+;
     ] Pattern 1.1.1.2.1.3;
     [ Pattern 1.1.1.2.1.4 (pattern_type = static);
        Event 1.1.1.2.1.4.1 Measure PO ():
111;
     ] Pattern 1.1.1.2.1.4;
     [ Pattern 1.1.1.2.1.5 (pattern type = static);
        Event 1.1.1.2.1.5.1 Stim P\overline{I} ():
0000100100;
     ] Pattern 1.1.1.2.1.5;
     [ Pattern 1.1.1.2.1.6 (pattern_type = static);
        Event 1.1.1.2.1.6.1 Pulse \overline{(}):
"Pin.f.l.lsrfh0b.nl.a6"=+ ;
        Event 1.1.1.2.1.6.2
                              Pulse ():
"Pin.f.l.lsrfh0b.nl.a9"=+;
     Pattern 1.1.1.2.1.6;
     Pattern 1.1.1.2.1.7 (pattern_type = static);
        Event 1.1.1.2.1.7.1 Measure PO ():
101;
     ] Pattern 1.1.1.2.1.7;
     [ Pattern 1.1.1.2.1.8 (pattern_type = static);
        Event 1.1.1.2.1.8.1 Stim \overline{PI} ():
1010100100;
     ] Pattern 1.1.1.2.1.8;
     [ Pattern 1.1.1.2.1.9 (pattern_type = static);
        Event 1.1.1.2.1.9.1 Pulse \overline{()}:
"Pin.f.l.lsrfh0b.nl.a6"=+;
        Event 1.1.1.2.1.9.2
                              Pulse ():
"Pin.f.l.lsrfh0b.nl.a9"=+;
     ] Pattern 1.1.1.2.1.9;
     [ Pattern 1.1.1.2.1.10 (pattern_type = static);
        Event 1.1.1.2.1.10.1 Measure PO ():
110;
     ] Pattern 1.1.1.2.1.10;
     [ Pattern 1.1.1.2.1.11 (pattern type = static);
        Event 1.1.1.2.1.11.1 Stim P\overline{I} ():
1011100100;
     Pattern 1.1.1.2.1.11;
     [ Pattern 1.1.1.2.1.12 (pattern_type = static);
        Event 1.1.1.2.1.12.1 Pulse \overline{(}):
"Pin.f.l.lsrfh0b.nl.a6"=+;
        Event 1.1.1.2.1.12.2 Pulse ():
"Pin.f.l.lsrfh0b.nl.a9"=+;
```

**Encounter Test Pattern Data Examples** 

```
] Pattern 1.1.1.2.1.12;
     [ Pattern 1.1.1.2.1.13 (pattern_type = static);
        Event 1.1.1.2.1.13.1 Measure PO ():
110;
     ] Pattern 1.1.1.2.1.13;
     [ Pattern 1.1.1.2.1.14 (pattern type = static);
        Event 1.1.1.2.1.14.1 Scan Unload ():
01;
     ] Pattern 1.1.1.2.1.14;
    ] Test Sequence 1.1.1.2.1;
   ] Test_Procedure 1.1.1.2;
  ] Tester_Loop 1.1.1;
 ] Test Section 1.1;
] Experiment tg 1;
# experiments = 1
# test sections = 1
# tester loops = 1
# test procedures = 2
# test sequences = 2
# patterns = 15
# events = 19
```

## **Node List Format Example**

Following is an example Node List format.

```
TBDpatt Format (mode=node, model entity form=name);
[ Experiment tq 1;
 [ Test Section 1.1 (tester termination = 0, termination domination = tester,
        test section type = scan, test type = static);
  [ Tester Loop 1.1.\overline{1} ();
   [ Test_Procedure 1.1.1.1 (type = init);
    [ Test Sequence 1.1.1.1.1 (type = init);
     Pattern 1.1.1.1.1 (pattern_type = static);
      Event 1.1.1.1.1.1.1
                             Stim PI ():
"Pin.f.l.lsrfh0b.nl.a6"=0
"Pin.f.l.lsrfh0b.nl.a9"=0;
    Pattern 1.1.1.1.1;
    ] Test Sequence 1.1.1.1.1;
   ] Test Procedure 1.1.1.1;
   [ Test Procedure 1.1.1.2 ();
    [ Tes\overline{t}_Sequence 1.1.1.2.1 ();
    [ Pattern 1.1.1.2.1.1 (pattern_type = static);
       Event 1.1.1.2.1.1.1
                            Scan Load ():
"Block.f.l.lsrfh0b.nl.srf10hm.021"=1
"Block.f.l.lsrfh0b.nl.srf10hn.021"=0;
     ] Pattern 1.1.1.2.1.1;
     [ Pattern 1.1.1.2.1.2 (pattern type = static);
        Event 1.1.1.2.1.2.1
                               Stim \overline{PI} ():
"Pin.f.l.lsrfh0b.nl.a4"=1
"Pin.f.l.lsrfh0b.nl.a6"=0
"Pin.f.l.lsrfh0b.nl.a7"=1
"Pin.f.l.lsrfh0b.nl.a9"=0;
     ] Pattern 1.1.1.2.1.2;
     [ Pattern 1.1.1.2.1.3 (pattern_type = static);
        Event 1.1.1.2.1.3.1
                               Pulse ():
"Pin.f.l.lsrfh0b.nl.a6"=+;
```

```
Event 1.1.1.2.1.3.2
                              Pulse ():
"Pin.f.l.lsrfh0b.nl.a9"=+;
     ] Pattern 1.1.1.2.1.3;
     [ Pattern 1.1.1.2.1.4 (pattern type = static);
        Event 1.1.1.2.1.4.1
                              Measure PO ():
"Pin.f.l.lsrfh0b.nl.00"=1
"Pin.f.l.lsrfh0b.nl.01"=1
"Pin.f.l.lsrfh0b.nl.02"=1;
     ] Pattern 1.1.1.2.1.4;
     [ Pattern 1.1.1.2.1.5 (pattern_type = static);
        Event 1.1.1.2.1.5.1
                               Stim \overline{P}I ():
"Pin.f.l.lsrfh0b.nl.a4"=1
"Pin.f.l.lsrfh0b.nl.a6"=0
"Pin.f.l.lsrfh0b.nl.a7"=1
"Pin.f.l.lsrfh0b.nl.a9"=0;
     Pattern 1.1.1.2.1.5;
     [ Pattern 1.1.1.2.1.6 (pattern type = static);
        Event 1.1.1.2.1.6.1
                               Pulse ():
"Pin.f.l.lsrfh0b.nl.a6"=+;
        Event 1.1.1.2.1.6.2
                               Pulse ():
"Pin.f.l.lsrfh0b.nl.a9"=+;
     | Pattern 1.1.1.2.1.6;
     [ Pattern 1.1.1.2.1.7 (pattern type = static);
        Event 1.1.1.2.1.7.1
                              Measure PO ():
"Pin.f.l.lsrfh0b.nl.00"=1
"Pin.f.l.lsrfh0b.nl.01"=0
"Pin.f.l.lsrfh0b.nl.02"=1;
     ] Pattern 1.1.1.2.1.7;
     [ Pattern 1.1.1.2.1.8 (pattern type = static);
        Event 1.1.1.2.1.8.1
                              Stim \overline{P}I ():
"Pin.f.l.lsrfh0b.nl.a4"=1
"Pin.f.l.lsrfh0b.nl.a6"=0
"Pin.f.l.lsrfh0b.nl.a7"=1
"Pin.f.l.lsrfh0b.nl.a9"=0;
     ] Pattern 1.1.1.2.1.8;
     [ Pattern 1.1.1.2.1.9 (pattern type = static);
        Event 1.1.1.2.1.9.1
                              Pulse ():
"Pin.f.l.lsrfh0b.nl.a6"=+;
       Event 1.1.1.2.1.9.2
                               Pulse ():
"Pin.f.l.lsrfh0b.nl.a9"=+;
     ] Pattern 1.1.1.2.1.9;
     [ Pattern 1.1.1.2.1.10 (pattern type = static);
        Event 1.1.1.2.1.10.1
                               Measure PO ():
"Pin.f.l.lsrfh0b.nl.00"=1
"Pin.f.l.lsrfh0b.nl.01"=1
"Pin.f.l.lsrfh0b.nl.02"=0 ;
     ] Pattern 1.1.1.2.1.10;
     [ Pattern 1.1.1.2.1.11 (pattern type = static);
        Event 1.1.1.2.1.11.1
                               Stim \overline{P}I ():
"Pin.f.l.lsrfh0b.nl.a4"=1
"Pin.f.l.lsrfh0b.nl.a6"=0
"Pin.f.l.lsrfh0b.nl.a7"=1
"Pin.f.l.lsrfh0b.nl.a9"=0;
     ] Pattern 1.1.1.2.1.11;
     [ Pattern 1.1.1.2.1.12 (pattern type = static);
        Event 1.1.1.2.1.12.1
                               Pulse ():
"Pin.f.l.lsrfh0b.nl.a6"=+;
        Event 1.1.1.2.1.12.2
                               Pulse ():
"Pin.f.l.lsrfh0b.nl.a9"=+;
     ] Pattern 1.1.1.2.1.12;
     [ Pattern 1.1.1.2.1.13 (pattern type = static);
```

```
Event 1.1.1.2.1.13.1
                                Measure PO ():
"Pin.f.l.lsrfh0b.nl.00"=1
"Pin.f.l.lsrfh0b.nl.01"=1
"Pin.f.l.lsrfh0b.nl.02"=0
     Pattern 1.1.1.2.1.13;
     [ Pattern 1.1.1.2.1.14 (pattern type = static);
        Event 1.1.1.2.1.14.1
                                Scan \overline{U}nload ():
"Block.f.l.lsrfh0b.nl.srf10hm.021"=\overline{1}
"Block.f.l.lsrfh0b.nl.srf10hn.021"=0;
     ] Pattern 1.1.1.2.1.14;
    ] Test Sequence 1.1.1.2.1;
   ] Test_Procedure 1.1.1.2;
  ] Tester Loop 1.1.1;
 ] Test Section 1.1;
 [ Test_Section 1.2 (tester_termination = 0, termination_domination = tester,
        test section type = logic, test type = dynamic);
  [ Tester Loop 1.2.\overline{1} ();
   [ Test Procedure 1.2.1.1 (type = init);
    [ Test Sequence 1.2.1.1.1 (type = init);
     [ Pattern 1.2.1.1.1.1 (pattern_type = static);
        Event 1.2.1.1.1.1.1
                              Stim \overline{P}I ():
"Pin.f.l.lsrfh0b.nl.a6"=0
"Pin.f.l.lsrfh0b.nl.a9"=0;
     ] Pattern 1.2.1.1.1;
    ] Test Sequence 1.2.1.1.1;
   | Test \overline{P}rocedure 1.2.1.1;
   [ Test Procedure 1.2.1.2 ();
    [ Test Sequence 1.2.1.2.1 ();
     [ Pattern 1.2.1.2.1.1 (pattern type = static);
        Event 1.2.1.2.1.1.1
                              Skewed Scan Load ():
"Block.f.l.lsrfh0b.nl.srf10hm.021"=0
"Block.f.l.lsrfh0b.nl.srf10hn.021"=1
"Block.f.l.lsrfh0b.nl.srf10hm.014"=1;
     Pattern 1.2.1.2.1.1;
     [ Pattern 1.2.1.2.1.2 (pattern type = static);
        Event 1.2.1.2.1.2.1
                               Stim \overline{P}I ():
"Pin.f.l.lsrfh0b.nl.a4"=1
"Pin.f.l.lsrfh0b.nl.a6"=0
"Pin.f.l.lsrfh0b.nl.a7"=1
"Pin.f.l.lsrfh0b.nl.a9"=0
     ] Pattern 1.2.1.2.1.2;
     [ Pattern 1.2.1.2.1.3 (pattern type = dynamic);
        Event 1.2.1.2.1.3.1
                               ulse (timed type = release):
"Pin.f.l.lsrfh0b.nl.a9"=+;
        Event 1.2.1.2.1.3.2
                               Stim PI (timed type = release):
"Pin.f.l.lsrfh0b.nl.a4"=0
"Pin.f.l.lsrfh0b.nl.a6"=0
"Pin.f.l.lsrfh0b.nl.a7"=1
"Pin.f.l.lsrfh0b.nl.a9"=0
        Event 1.2.1.2.1.3.3
                               Measure PO (timed type = capture):
"Pin.f.l.lsrfh0b.nl.00"=1
"Pin.f.l.lsrfh0b.nl.01"=1
"Pin.f.l.lsrfh0b.nl.02"=0;
    ] Pattern 1.2.1.2.1.3;
    ] Test Sequence 1.2.1.2.1;
    [ Test Sequence 1.2.1.2.2 ();
     [ Pattern 1.2.1.2.2.1 (pattern_type = static);
        Event 1.2.1.2.2.1.1
                              Skewed Scan Load ():
"Block.f.l.lsrfh0b.nl.srf10hm.021"=1
"Block.f.l.lsrfh0b.nl.srf10hn.021"=0
"Block.f.l.lsrfh0b.nl.srf10hm.014"=1;
```

**Encounter Test Pattern Data Examples** 

```
] Pattern 1.2.1.2.2.1;
     [ Pattern 1.2.1.2.2.2 (pattern type = static);
        Event 1.2.1.2.2.2.1
                               Stim \overline{P}I ():
"Pin.f.l.lsrfh0b.nl.a4"=1
"Pin.f.l.lsrfh0b.nl.a6"=0
"Pin.f.l.lsrfh0b.nl.a7"=1
"Pin.f.l.lsrfh0b.nl.a9"=0;
     ] Pattern 1.2.1.2.2;
     [ Pattern 1.2.1.2.2.3 (pattern type = dynamic);
        Event 1.2.1.2.2.3.1
                               Pulse (timed type = release):
"Pin.f.l.lsrfh0b.nl.a9"=+ ;
                               Stim PI (timed type = release):
        Event 1.2.1.2.2.3.2
"Pin.f.l.lsrfh0b.nl.a4"=1
"Pin.f.l.lsrfh0b.nl.a6"=0
"Pin.f.l.lsrfh0b.nl.a7"=1
"Pin.f.l.lsrfh0b.nl.a9"=0;
        Event 1.2.1.2.2.3.3
                               Measure PO (timed type = capture):
"Pin.f.l.lsrfh0b.nl.00"=1
"Pin.f.l.lsrfh0b.nl.01"=1
"Pin.f.l.lsrfh0b.nl.02"=1;
     ] Pattern 1.2.1.2.2.3;
   Test_Sequence 1.2.1.2.2;
Test_Procedure 1.2.1.2;
  ] Tester Loop 1.2.1;
] Test Section 1.2;
] Experiment tg 1;
# experiments = 1
# test sections = 2
# tester loops = 2
# test procedures = 4
# test sequences = 5
# patterns = 22
# events = 30
```

## **AC Example**

```
TBDpatt Format (mode=vector, model entity form=name);
#Vector Correspondence
# Legend:
  t.f
         => the test function for the corresponding primary input/output pin
            AC => A shift clock
            AS => A shift and system clock
            BC => B shift clock
            BDY => boundary (test pin -- data)
            BI => bi-directional inhibit
            BS => B shift and system clock
            CI => clock isolation
#
#
            CTL => boundary (test pin -- control)
            EC => shift clock for edge-sensitive flip-flops
#
            ES => clock for both shift and system function of edge-sensitive
                   flip-flops.
            LH => linehold
            ME => MISR enable
            OI => output inhibit
            PC => P clock
            PS => P and system clock
```

```
SC => system clock
       SG => scan gate
       SI => scan-in
       SO => scan-out
       TI => test inhibit
 index => TestBench model pin index
#
PI:
    (PI 1 = "Pin.f.l.omniTest.nl.PINO",  # index = 0
PI 2 = "Pin.f.l.omniTest.nl.PIN1",  # index = 1
PI 3 = "Pin.f.l.omniTest.nl.PIN2",  # index = 2
PI 4 = "Pin.f.l.omniTest.nl.input1")  # index = 3
#
PO:
    (PO 1 = "Pin.f.l.omniTest.nl.output") # index = 4
                            # End of vector correspondence
    ;
# Test Pattern Audits Summary:
# Experiment Name = acexp
                                          Status
# Test Mode errors exist which could result in pessimistic results......No
# Test Mode errors exist which could result in bad test data.................No
# One or more test patterns had a Test Inhibit overridden.................No
# One or more test patterns had multiple clocks away from stability.....No
# The value specified for globalterm violated the TDR globalterm
specification...Yes
# Number of Hard 3-state conflicts......0
# Number of Soft 3-state conflicts......0
# Number of Unknown conflicts......0
# SIMPATS value not between min/max for running signatures......No
# Orthogonal patterns found during simulation exist in test data......No
# Test Patterns were simulated with risky keepers (possible glitches)...No
# The Iddq test is included......No
# Audit Code for Test Generation......0
Audit Code for WRP......0
Test Section types included:
  Logic.....Yes
  Logic WRP......No
  Logic LBIST.....No
  Flush.....No
  Driver/Receiver.....No
  Macro.....No
  Iddq.....No
  IEEE 1149.1 Integrity Test.....No
  ICT Stuck Driver.....No
```

```
ICT Stuck Driver Diagnostic.....No
    ICT log of N plus 2......No
ICT 2 times log of N.....No
    ICT N plus 1......No
    IOWRAP Stuck Driver.....No
    IOWRAP log of N plus 2.....No
    IOWRAP 2 times log of N........No
    Path.....No
    Channel Scan......No
[ Experiment acexp 1;
 [ Define Sequence TBautoLogicSeq0 19951002204813 1.1 (test);
  [ Timing Data ( automatic, number of cycles = 1,
          \overline{\text{early}} = (1.000000, 0.000000, \overline{0.000000}),
          late = (1.000000, 0.000000, 1.0000))
   [ Pin Timing:
    tester cycle 0.000000 ps cycle 0;
    stim_PIs RorF 950.000000 ps cycle 0 event 1 "Pin.f.l.omniTest.nl.PINO";
    stim_PIs RorF 950.000000 ps cycle 0 event 1 "Pin.f.l.omniTest.nl.PIN1";
    stim_PIs RorF 950.000000 ps cycle 0 event 1 "Pin.f.l.omniTest.nl.PIN2"; stim_PIs RorF 950.000000 ps cycle 0 event 1 "Pin.f.l.omniTest.nl.input1"; PO_strobe RorF 1330.000000 ps cycle 0 event 2 "Pin.f.l.omniTest.nl.output";
    tester cycle 2280.000000 ps cycle 1;
   ] Pin Timing;
  ] Timing Data 1.1.1;
  [ Pattern 1.1.1 (pattern type = static);
                       Stim \overline{PI} ():
     Event 1.1.1.1
  ] Pattern 1.1.1;
  [ Pattern 1.1.2 (pattern_type = dynamic);
                      Stim_PI (timed_type = release):
Measure_PO (timed_type = capture):
     Event 1.1.2.1
     Event 1.1.2.2
  | Pattern 1.1.2;
 ] Define Sequence TBautoLogicSeq0 1.1;
 [ Test_Section 1.1 (tester_termination = 1, termination domination = tester,
         test_section_type = logic, test type = dynamic);
  [ Tester Loop 1.1.1 ();
   [ Test_Procedure 1.1.1.1 (type = init);
    [ Test_Sequence 1.1.1.1.1 ();
] Test_Sequence 1.1.1.1.;
   ] Test \overline{P}rocedure 1.1.1.1;
   [ Test Procedure 1.1.1.2 (static_faults = 12, percent_static_faults = 54.545456,
   dynamic_faults = 8, percent_dynamic_faults = 28.571246);
    Test Sequence 1.1.1.2.1 ();
      [ SeqDef=(TBautoLogicSeq0,"19951002204813") ] SeqDef;
      [ Timing ID = 1 ];
     [ Pattern 1.1.1.2.1.1 (pattern_type = static);
        Event 1.1.1.2.1.1.1
                                 Stim \overline{PI} ():
0100;
        Event 1.1.1.2.1.1.2
                                 Measure PO ():
0;
     ] Pattern 1.1.1.2.1.1;
     [ Pattern 1.1.1.2.1.2 (pattern type = dynamic);
        Event 1.1.1.2.1.2.1
                                 Stim \overline{PI} (timed type = release):
1101;
        Event 1.1.1.2.1.2.2
                                 Measure PO (timed type = capture):
1;
     ] Pattern 1.1.1.2.1.2;
    ] Test Sequence 1.1.1.2.1;
   ] Test \overline{P}rocedure 1.1.1.2;
```

```
] Tester_Loop 1.1.1;
] Test_Section 1.1;
] Experiment acexp 1;
# experiments = 1
# test sections = 1
# tester loops = 1
# test procedures = 6
# test sequences = 6
# patterns = 12
# events = 23
```

# 1149.1 Mode Initialization Example with User-Supplied Custom Scan Sequence

An example of what a user supplied custom scan sequence might look like for a test mode that scans using 1149.1 and uses the Capture\_DR and Update\_DR states:

```
TBDpatt Format (mode=node, model entity form=name);
## This file is an example of custom sequence definitions that might be
## used for a test mode that is doing 1149.1 internal scan and uses the
## Capture DR state to actually capture values into the scan latches and
## uses the Update_DR state to load parallel stable latches with values
## that were scanned in through the TDI-TDO path. This is only an example
## and a real design might need to have additional latches included in
## the Force() event as well as other operations to correctly initialize
## the test mode.
# The Test Mode initialization sequence
[Define Sequence Mode init (modeinit);
  [Pattern;
                                     "enable" = 0
"tck" = 0
"tms" = 1
        Event Stim PI ():
                                    "enable"
                                      "trst"
                                                  =1
                                                                             ]Pattern;
  ## Reset the TAP state machine
  [Pattern;
        Event Stim_PI (): "trst" = 
Event Pulse (): "tck" =+;
                                                 =1:
                                                                              lPattern;
         Event Stim_PI (): "trst" =0;
Event Pulse (): "tck" =+;
                                                                              ]Pattern;
  ## Be extra sure the state machine is in Test Logic Reset ;-)
  [Pattern (pattern type=begin loop); Event Repeat():5;
  [Pattern;
                                                           =+ ;
         Event Pulse ():
                                                                              |Pattern;
  [Pattern (pattern type=end loop);
                                                                              lPattern;
  # We should be in Test Logic Reset state
  ## Move to Shift IR and load internal scan instruction 10011
```

```
# enter Run Test Idle state
  [Pattern;
       Event Stim PI ():
                               "tms"
                                                 =0 ;
                               "tck"
                                                 =+ ;
       Event Pulse ():
                                                                 |Pattern;
  # enter Select DR state
  [Pattern;
                               "tms"
       Event Stim PI ():
                                                 =1;
                               "tck"
                                                 =+ ;
       Event Pulse ():
                                                                 ]Pattern;
  # enter Select IR state
  [Pattern;
                               "tck"
                                                 =+ ;
                                                                 lPattern;
      Event Pulse ():
  # enter Capture IR state
  [Pattern;
                                                 =0 ;
       Event Stim PI ():
                               "tms"
       Event Pulse ():
                               "tck"
                                                 =+ ;
                                                                 lPattern;
  # enter Shift IR state
  [Pattern;
       Event Pulse ():
                                                 =+ ;
                               "tck"
                                                                 ]Pattern;
  ## load internal scan instruction 10011 (loading right-most bits
first!!)
  [Pattern;
       Event Stim PI ():
                               "tdi"
                                                 =1 ;
       Event Pulse ():
                               "tck"
                                                 =+ ;
                                                                 ]Pattern;
  [Pattern;
       Event Stim PI ():
                               "tdi"
                                                 =1 ;
                               "tck"
       Event Pulse ():
                                                 =+ ;
                                                                 |Pattern;
  [Pattern;
       Event Stim PI ():
                               "tdi"
                                                 =0 ;
       Event Pulse ():
                               "tck"
                                                 =+ ;
                                                                 lPattern;
  [Pattern;
       Event Stim PI ():
                               "tdi"
                                                 =0 ;
                                                 =+ ;
       Event Pulse ():
                               "tck"
                                                                 1Pattern;
  [Pattern;
       Event Stim PI ():
                               "tms"
                                                 Exit1 IR state too!
                               "tdi"
       Event Stim PI ():
                                                 =1 ;
                                                 =+ ;
       Event Pulse ():
                               "tck"
                                                                 |Pattern;
  # in Exit1 IR state
  # enter Update IR state
  [Pattern;
                                                 =+ ;
                               "tck"
                                                                 |Pattern;
      Event Pulse ():
  # enter Select DR state
  [Pattern;
                               "tck"
       Event Pulse ():
                                                 =+ ;
                                                                 ]Pattern;
  # enter Capture DR state
  [Pattern;
                               "tms"
                                                 =0;
       Event Stim PI ():
       Event Pulse ():
                                "tck"
                                                 =+ ;
                                                                 |Pattern;
  # enter Shift-DR state
  [Pattern:
       Event Pulse ():
                              "tck"
                                                 =+ ;
                                                                 |Pattern;
  ## Note: The mode init sequence must leave the design in the same state
          that every scan load/unload must start in. That state is the
  ##
          Shift DR state whenever Capture DR is being used!!!
]Define Sequence Mode init;
```

```
# Scan procedures
#-----
[Define Sequence Scan setup (scanprecond);
   [Pattern;
       Event Stim PI (): "tms"
      ## Following Event forces machine into Shift-DR, which should
      ## match where we really are at the start of every scan!
      Event Force ():
        "chip.tap.state out ff3 slave"=1
        "chip.tap.state_out_ff2_slave"=0
"chip.tap.state_out_ff1_slave"=1
        "chip.tap.state_out_ff0_slave"=0 ;
|Define Sequence Scan setup;
  ## This sequence is executed once for each shift of the register, except
  ## for the last bit shift, which must be defined in the scanlastbit
sequence.
[Define Sequence Shift-dr (scansequence, repeat = 4);
   [Pattern;
        Event Measure Scan Data ():
                                        "tdo";
                                       "tdi";
        Event Set Scan Data ():
                                        "tck"
        Event Pulse ():
                                                  =+ ;
                                                                 |Pattern;
]Define Sequence Shift-dr;
  ## This sequence shifts the last bit through the internal register and
moves
  ## from the Shift DR state to the Exit1 DR state.
[Define Sequence Exit1-dr (scanlastbit);
   [Pattern;
        Event Measure_Scan_Data (): "tdo";
Figent Set Scan Data (): "tdi";
        Event Set_Scan_Data ():
                                        "tms"
        Event Stim PI \overline{()}:
                                                  =1;
                                        "tck"
        Event Pulse ():
                                                  =+ ;
                                                                   ]Pattern;
]Define Sequence Exit1-dr;
  ## This sequence pretends to end the scan operation by exiting back
  ## to the TAP TG STATE of Capture DR; however, we are really leaving
  ## the TAP state machine in the Update_DR state so that we can apply
  ## the Update DR operation during the Toadsuffix sequence.
[Define Sequence Updt-dr (scansectionexit);
   [Pattern (pattern type= static);
        Event Stim_PI (): "tms"
Event Pulse (): "tck"
                                                  =1 ;
                                                  =+ ;
                                                                   |Pattern;
   [Pattern (pattern type= static);
        ## Now in Update-DR State
        ## Following Event forces (jumpsp) the machine into Capture DR
state
        ## We are actually leaving scan in the Update DR state
      Event Force ():
        "chip.tap.state out ff3 slave"=1
        "chip.tap.state_out_ff2_slave"=0
        "chip.tap.state_out_ff1_slave"=0
"chip.tap.state_out_ff0_slave"=0
                                              =0 ;
   Event Stim PI ():
                                                                 lPattern
```

```
# Note that TMS must be left at its TestConstraint (TC) value of zero
  # we exit the scan operation.
]Define Sequence Updt-dr;
  ## We only support a single scan section when Update DR is being used.
[Define Sequence Scan proc (scansection);
  [Pattern;
                Event Apply (): Scan_setup;
                Event Apply (): Shift-dr;
Event Apply (): Exit1-dr;
Event Apply (): Updt-dr;
                                                                  ]Pattern;
]Define Sequence Scan proc;
[Define Sequence Scan Op (scanop);
  [Pattern; Event Apply (): Scan proc;
                                                                  ] Pattern;
]Define Sequence Scan Op;
# The Load S
uffix operation to load the Alternate Stim Latches (ASLs)
# Note: normally the loadsuffix sequence is optional, but when used to
       apply the Update DR operation of 1149.1, it must always be
       included after every Scan Load operation.
[Define Sequence Load Suffix (loadsuffix);
   [Pattern;
      # First we must jump back to the Update DR state which is where
      # the state machine really is...
      Event Force ():
        "chip.tap.state out ff3 slave"=0
        "chip.tap.state_out_ff2_slave"=0
        "chip.tap.state_out_ff1_slave"=1
        "chip.tap.state_out_ff0_slave"=0 ;
      # Now we pulse TCK and load the parallel latches and move to
Select DR state.
      Event Stim PI ():
                                          "tms"=1 ;
                                          "tck"=+ ;
      Event Pulse ():
  # Now we pulse TCK and move to Capture DR state.
        Event Stim PI ():
                                           "tms"=0 ;
                                        "tck"=+ ;
        Event Pulse ():
|Pattern;
] Define Sequence Load Suffix;
```

C

## **WGL Pattern Data Examples**

This section provides examples of WGL format which are typical for Deterministic Logic tests, Macro tests, LBIST tests, and ICT tests.

- "WGL Scan Vector Explanation and Examples" on page 213
- "Deterministic WGL Pattern Data Examples" on page 217
- "WGL Pattern Data Examples for Macro Tests" on page 249
- <u>"Timed Dynamic WGL Pattern Data Examples"</u> on page 254

## **WGL Scan Vector Explanation and Examples**

### **WGL Scanchain Definition**

WGL language syntax requires all scan chains to be defined before being referenced. That is, either Scan\_in or Scan\_out pin should be defined though for some scan chains, both the pins may have both Scan\_in and Scan\_out pins defined as part of its structure.

Below is an example of a scan chain with both Scan\_in and Scan\_out defined:

```
scanchain
  "MREG_1_TB_EXTEST_CAP_UPDT_324BGA" [
    "JTAG_TDI",
    "top.io_CEN0_0.BSC_MERGED_364.TDO_net_reg.I0.dff",
    ...other scan flops...
    "top.io_IO_6_4.TBB_BSC_IO_6_4__0.TDO_net_reg.I0.dff",
    "JTAG_TDO"
];
end
```

Below is an example of scan chain definition with only scan in pin:

```
scanchain
  "XOR_MASK_REG" [
    "Scan_In1",
    "M40.P01",
    ...other scan flops...
```

WGL Pattern Data Examples

```
"M01.M08.P01",
];
end
```

There can be one or multiple scan chains defined within a WGL scanchain declaration. It is important to note the following:

- Scan chains need not be of a uniform length.
- The defined scan chains may be a mixture of only scan\_in, only scan\_out, or both scan in and scan out.
- A scan chain can have an inversion represented by a! between memory elements, as shown in "Deterministic WGL Pattern Data Examples" on page 217.

### **WGL Scanstate Definition**

After a scan chain is defined, WGL allows the definition of scan input and scan output values that will be applied through scan vectors. These scan values are defined through the scanstate structure. Within each specific value entry, there is an explicit reference to an already defined scanchain. Below is an example that maps to the scanchain names defined above.

There may be scan chains of different length and types existing within a design. Below are some things to consider:

- The number of logic values within each scanstate entry matches the number of flops/bits defined in the scanchain. The entries will be of different length.
- The values represent only the scan flops within the chain, and not the scan\_in or scan\_out pins (as one of these pins may be missing in the scan chain definition).
- Scanstate definition does not declares the values as scan shift input or scan shift output.
   This is done in the WGL scan vector.

WGL Pattern Data Examples

■ The values are defined as they appear in the latch or scanchain definition. Therefore if you want the value at the SI or SO pin then you need to look at the scanchain definition and consider any inversion.

#### **WGL Scan Vectors**

After a scanchain has been defined and scanstate values have been created, they are referenced within a WGL scan vector statement.

A sample scan vector statement is given below:

```
## NOTE: The "-" placeholder for the scan in pin as the 5th entry
  ## of the second row (bidi pin as input row). Values for this pin
  ## come from the "input" vector.
  ## NOTE the reference to the scanstate "SS.1.2.1.2.3.4.5". The values
  ## in this variable are applied to the scan input pin of scanchain
## XOR MASK REG. That scan input pin is defined as
     XOR MASK REG. That scan input pin is defined as
## "Scan In1" in the scanchain statement.
scan (+, "scan_cycle") := [
 Z Z Z 1 - Z O 1 Z Z Z Z Z Z Z Z Z Z Z
  input [ "XOR MASK REG" : "SS.1.2.1.2.3.4.5" ];
 ## NOT A scan vector thus all pins defined. No "-" placeholder for
  ## any of the scan in or scan out pins.
-----;
## NOTE: Even though the scanchain is defined with both an input
## and output scan pin there is only a scan shift output in this vector.
## NOTE: The scan in pin (5th entry in second row) is now explicitly defined.
## IF this scan input pin was defined AND there was an "input" scan
## statement then there would be a conflict on what value to set this
## pin and thus an ERROR
## IF there was a Measure output value for the scan out pin this would
## conflict with the "output" scan statement and thus be an ERROR
scan ( +, "scan cycle" ) := [
 X X X 1 1 X X X X X X X 0 X X X 0
 Z Z Z 1 1 Z 0 1 Z Z Z Z Z Z Z Z Z Z Z Z
 X X X X
 output [ "MREG 1 TB EXTEST CAP UPDT 324BGA" : "SS.1.2.1.2.3.2.3" ];
```

Scan vectors comprise of the following main parts:

■ The parenthesis contains a reference to a timing template. The template referenced in the example is scan\_cycle. This template contains the definition of the timing of input stimulus and output measures for every pin.

WGL Pattern Data Examples

The next section explicitly defines the value for every pin contacted by the tester. This is broken down by the following lines:			
	Firs	t line has the input pin values	
	Sec	cond line has the input value for bidi pins	
	Thi	rd line has output pin measure values	
	Fou	rth line has output measure values for bidi pins	
The order of contacted pins in this list is defined by the order in which they appear within the pattern MAIN statement.			
<b>Note:</b> Though every tester contacted pin is represented in the scan vector specific entry may not have an explicit logic value and may contain a "-" plinstead.			
The input and/or output scan statements. Each statement references a specific schain and scanstate variable.			
	The number of logic values in the scanstate variable must match the number of flops defined in the scanchain.		
	Any scan vector may have only input references, only output references, or both.		
	0	Chains referenced via input statement must have a scan_in pin defined.	
	0	Chains referenced via output statement must have a scan_out pin defined.	
	О	Within a scan vector, a chain with both scan_in and scan_out defined may be referenced by only an input statement, only an output statement, or both.	
	О	If a chain with both pins defined in the scanchain statement is referenced only via an input statement, then the scan_out pin value is provided in the scan vector pin section. If it is referenced only via an output statement then the scan_in pin value is provided in the scan vector pin section.	
<b>Note:</b> All defined scan chains need not be referenced in every scan vector standard will be chains that are not referenced because they are not relevant for the operation. In such case, their scan in and scan out pins will be supplied logic.			

largest scan chain referenced within a specific scan vector. The cycle count is not expected to increase by the longest defined scan chain as in the XOR compression mask scan vector references. These are very short scan chains that are scanned separately from the functional logic scan chains.

The tester cycle count provided within comments in the example is incremented by the

within the pin section of the scan vector. These pins are not undefined.

# **Deterministic WGL Pattern Data Examples**

This section provides examples of WGL format which are typical for all deterministically derived tests.

### **WGL Deterministic Signals File**

The following is an example of a WGL deterministic signals file.

```
##*********************
##
                             WGL SIGNALS FILE
   Encounter(TM) Test and Diagnostics 3.0 Apr 01, 2005 (linux24 TDA30)
  ##
                                                                         ##
##
   PROJECT NAME.....lbc
                                                                         ##
                                                                         ##
##
   TESTMODE.....lssd
##
                                                                         ##
                                                                         ##
##
   TDR.....dummy tester lssd
                                                                         ##
                                                                         ##
##
##
   TEST PERIOD.....80
                                    TEST STROBE TYPE....edge
                                                                         ##
   TEST PULSE WIDTH.....8
                                    TEST TIME UNITS.....ns
   TEST PI OFFSET.....0
                                                                         ##
   TEST BIDI OFFSET.....0
                                                                         ##
   TEST STROBE OFFSET.......72 X VALUE......X
                                                                         ##
                               SCAN STROBE TYPE.....edge
##
                                                                         ##
##
   SCAN PERIOD.....80
   SCAN PULSE WIDTH.....8
                                                                         ##
   SCAN PI OFFSET.....16
   SCAN BIDI OFFSET.....16
                                    SCAN OVERLAP.....yes
   SCAN STROBE OFFSET.....0
signal
                   ## pinName = A; tf = -AC ; testOffset = 8; scanOffset = 24;
## pinName = B; tf = -BC ; testOffset = 24; scanOffset = 40;
## pinName = C; tf = -SC ; testOffset = 8; scanOffset = 16;
     "A" : input;
     "B" : input;
     "C" : input;
     "CS" : input;
                     ## pinName = CS; testOffset = 0; scanOffset = 16;
     "DI1" : input;
                        ## pinName = DI1; testOffset = 0; scanOffset = 16;
     "DI2" : input;
                       ## pinName = DI2; testOffset = 0; scanOffset = 16;
     "DI3" : input;
                       ## pinName = DI3; testOffset = 0; scanOffset = 16;
     "DI4" : input;
                        ## pinName = DI4; testOffset = 0; scanOffset = 16;
                         ## pinName = ENABLE1; tf = +SE ; testOffset = 0;
     "ENABLE1" : input;
     "ENABLE2" : input;
                       ## pinName = ENABLE2; tf = +SE ; testOffset = 0;
## pinName = ME; tf = +SE ; testOffset = 0;
     "ME" : input;  ## pinName = ME; tf = +SE ; testOffset = 0;
"PS" : input;  ## pinName = PS; testOffset = 0; scanOffset = 16;
"SEL" : input;  ## pinName = SEL; tf = -SE ; testOffset = 0; scanOffset
```

```
"SI2" : input;
                            ## pinName = SI2; tf = SI ; testOffset = 0; scanOffset
                            ## pinName = SO1_BIDI; tf = ZSE SO BIDI;
## pinName = ST1; tf = -SE; testOffset = 0; scanOffset
## pinName = ST2; tf = +SE; testOffset
      "SO1 BIDI" : bidir;
      "ST1" : input;
"ST2" : input;
      "DO2" : output;
                             ## pinName = DO2;
      "DO3" : output;
                             ## pinName = DO3;
      "DO4" : output;
                             ## pinName = DO4;
      "S01" : output;
                             ## pinName = SO1;
      "SO2" : output;
                            ## pinName = SO2;
 end
scancell
         "M00.M02.P01";
         "M00.M03.P01";
         "M00.M04.P01";
         "M00.M05.P01";
         "M01.M05.P01";
         "M01.M06.P01";
         "M01.M07.P01";
         "M01.M08.P01";
         "M02.M01.P01";
         "M02.M02.P01";
         "M02.M03.P01";
         "M02.M04.P01";
         "M03.M01.P01";
         "M03.M02.P01";
         "M03.M03.P01";
         "M03.M04.P01";
         "M04.M01.P01";
         "M04.M02.P01";
         "M04.M03.P01";
         "M04.M04.P01";
         "M05.M01.P01";
         "M05.M02.P01";
         "M05.M03.P01";
         "M05.M04.P01";
         "M40.P01";
end
scanchain
"MREG 1 FULLSCAN" [
         "SI1",
         "M40.P01",
         "M00.M02.P01",
         "M00.M03.P01",
         "M00.M04.P01",
         "M00.M05.P01",
         "M01.M05.P01",
         "M01.M06.P01"
         "M01.M07.P01"
         "M01.M08.P01",
         "SO1 BIDI"
         ];
 "MREG 2 FULLSCAN" [
        ™SI2",
         "M02.M01.P01",
         "M02.M02.P01"
         "M02.M03.P01"
         "M02.M04.P01",
         "M03.M01.P01",
```

WGL Pattern Data Examples

```
"M03.M02.P01",
"M03.M03.P01",
"M03.M04.P01",
"M04.M01.P01",
"M04.M02.P01",
"M04.M03.P01",
"M05.M01.P01",
"M05.M02.P01",
"M05.M03.P01",
"M05.M04.P01",
"S02_BIDI"
];
```

### **WGL LSSD Flush Test Example**

The following is an example of a WGL LSSD flush test.

```
##********************
                    WGL VECTOR FILE
  Encounter (TM) Test and Diagnostics 3.0 Apr 01, 2005 (linux24 TDA30)
##**********************
                                                 ##
 ##
##
                                                 ##
 PROJECT NAME.....lbc
##
                                                 ##
## TESTMODE.....lssd
                                                 ##
                                                 ##
##
##
  TDR.....dummy tester lssd
                                                ##
                                                ##
##
##
  TEST PERIOD.....80
                        TEST STROBE TYPE....edge
                                                ##
 TEST PULSE WIDTH.....8
                        TEST TIME UNITS.....ns
                                                ##
##
  TEST PI OFFSET.....0
                                                ##
 TEST BIDI OFFSET.....0
 TEST STROBE OFFSET.........72
                        X VALUE....X
                                                ##
                                                ##
 SCAN PERIOD...........80 SCAN STROBE TYPE......edge
                                                ##
##
 SCAN PULSE WIDTH.....8
                        SCAN TIME UNITS.....ns
                                                ##
  SCAN PI OFFSET.....16
  SCAN BIDI OFFSET.....16
                                                ##
                     SCAN OVERLAP.....yes
  SCAN STROBE OFFSET.....0
                                                ##
##
 EXPERIMENT.....1
 TEST SECTION TYPE.....flush
                        TERMINATION DOMINATION....tester
                                                ##
##****************
waveform "WGL.lssd.flush.ex1.ts1"
     include "WGL.lssd.signals";
##****************
                   TIMING DEFINITIONS
```

```
##****************************
timeplate "test_cycle_stimclks" period 1280ns
    "A" := input [ Ons:P, 8ns:S ];
    "B" := input [ Ons:P, 24ns:S ];
       "C" := input [ Ons:P, 8ns:S ];
       "CS" := input [ 0ns:S ];
       "DI1" := input [ 0ns:S ];
       "DI2" := input [ Ons:S ];
       "DI3" := input [ Ons:S ];
       "DI4" := input [ Ons:S ];
       "ENABLE1" := input [ Ons:S ];
"ENABLE2" := input [ Ons:S ];
       "ME" := input [ Ons:S ];
       "PS" := input [ Ons:S ];
       "SEL" := input [ Ons:S ];
       "SI1" := input [ Ons:S ];
       "SI2" := input [ Ons:S ];
       "SO1 BIDI" := input [ Ons:S ];
       "SO2 BIDI" := input [ Ons:S ];
       "ST1" := input [ Ons:S ];
"ST2" := input [ Ons:S ];
"D01" := output [ Ons:X, 1152ns:Q'edge ];
"D02" := output [ Ons:X, 1152ns:Q'edge ];
       "DO3" := output [ Ons:X, 1152ns:Q'edge ];
       "DO4" := output [ Ons:X, 1152ns:Q'edge ];
       "SO1" := output [ Ons:X, 1152ns:Q'edge ];
       "SO1 BIDI" := output [ Ons:X, 1152ns:Q'edge ];
       "SO2" := output [ Ons:X, 1152ns:Q'edge ];
       "SO2 BIDI" := output [ Ons:X, 1152ns:Q'edge ];
end
##*****************
##
                           DEFINE SCAN STATES
##********************
scanstate
end
##*******************************
                    TEST VECTORS
##
                                                                       ##
##****************
pattern MAIN ( "A", "B", "C", "CS", "DI1", "DI2", "DI3", "DI4", "ENABLE1", "ENABLE2", "ME", "PS", "SEL", "SI1", "SI2", "ST1", "ST2",
             "SO1 BIDI":I, "SO2 BIDI":I, "DO1", "DO2", "DO3", "DO4", "SO1", "SO2", "SO1_BIDI":O, "SO2_BIDI":O)
##*********************
## Processing the Static: EVENT 1.1.1.1.1.1: Stim PI:
  vector ( +, "test cycle stimclks" ) := [
       X X X X X X
```

```
- - 1;
##*********************
##
##*********************
## Processing the Static: EVENT 1.1.1.2.1.1.1: Stim_PI:
## Processing the Static: EVENT 1.1.1.2.1.2.1: Stim_PI:
##*****************************
##*********************
## Processing the Static: EVENT 1.1.1.2.2.1.1: Stim PI:
## Processing the Static: EVENT 1.1.1.2.2.2.1: Stim Clock:
## Processing the Static: EVENT 1.1.1.2.2.2.2: Stim Clock:
  vector ( +, "test cycle stimclks" ) := [
      1 1 0 0 0 0 0 0 1 1 1 0 0 X X 0 1
      X X X X X X
      - - ];
## Processing the Static: EVENT 1.1.1.2.2.2.3: Stim_PI:
## Processing the Static: EVENT 1.1.1.2.2.2.4: Measure_PO:
  vector ( +, "test cycle stimclks" ) := [
    1 1 0 0 0 0 0 0 1 1 1 0 0 0 0 0 1
      X \quad X \quad X \quad X \quad X
      0 0 ];
##****************************
## TEST SEQUENCE...... 3 TYPE.....normal
##***************
## Processing the Static: EVENT 1.1.1.2.3.1.1: Stim PI:
## Processing the Static: EVENT 1.1.1.2.3.1.2: Measure PO:
  vector ( +, "test_cycle_stimclks" ) := [
    1 1 0 0 0 0 0 0 1 1 1 0 0 1 1 0 1
      X \quad X \quad X \quad X \quad X \quad X
      1 1 1;
##***********************
## TEST SEQUENCE......4 TYPE......normal ##
##***********************
## Processing the Static: EVENT 1.1.1.2.4.1.1: Stim PI:
## Processing the Static: EVENT 1.1.1.2.4.1.2: Measure PO:
  vector ( +, "test cycle stimclks" ) := [
    1 1 0 0 0 0 0 0 1 1 1 0 0 0 0 0 1
      X \quad X \quad X \quad X \quad X \quad X
      0 0 ];
##********************
## TEST SEQUENCE.......5 TYPE......normal
##**************
## Processing the Static: EVENT 1.1.1.2.5.1.1: Stim_Clock:
## Processing the Static: EVENT 1.1.1.2.5.1.2: Stim_Clock:
  vector ( +, "test_cycle_stimclks" ) := [
0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 1
```

WGL Pattern Data Examples

```
Z Z
X X X X X X
- - ];
## Inserted final non-scan Pattern
vector ( +, "test_cycle_stimclks" ) := [
0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 1
Z Z
X X X X X X
- - ];
end end
```

### **WGL Scan Chain Test Example**

The following is an example of a WGL scan chain test.

```
##
##
                      WGL VECTOR FILE
  Encounter(TM) Test and Diagnostics 3.0 Apr 01, 2005 (linux24 TDA30)
##
                                                       ##
 ##
                                                       ##
##
  PROJECT NAME.....lbc
                                                       ##
##
                                                       ##
  TESTMODE.....lssd
                                                       ##
##
                                                       ##
##
  TDR.....dummy tester lssd
##
  TEST PERIOD......80
TEST PULSE WIDTH.....8
                                                       ##
                           TEST STROBE TYPE.....edge
                                                       ##
##
                           TEST TIME UNITS.....ns
                                                       ##
##
                                                       ##
  TEST BIDI OFFSET.....0
                                                       ##
##
##
  TEST STROBE OFFSET......72
                           X VALUE....X
                                                       ##
                                                       ##
##
##
  SCAN PERIOD.....80
                           SCAN STROBE TYPE....edge
                                                       ##
                        SCAN STROBE TIPE.....edg
  SCAN PULSE WIDTH.....8
                                                       ##
##
  SCAN PI OFFSET.....16
                                                       ##
 SCAN BIDI OFFSET.....16
                                                       ##
 SCAN STROBE OFFSET......0 SCAN OVERLAP.....yes
                                                       ##
                                                       ##
## EXPERIMENT.....1
                                                       ##
                                                       ##
                           TEST SECTION TYPE.....scan
  TEST SECTION.....2
##
  TESTER TERMINATION.....0
                           TERMINATION DOMINATION....tester
                                                       ##
##
##********************
waveform "WGL.lssd.scan.ex1.ts2"
     include "WGL.lssd.signals";
##*********************
                   TIMING DEFINITIONS
##*********************
timeplate "scan cycle" period 80ns
     "A" := \bar{i}nput [ Ons:P, 24ns:S, 32ns:D ];
```

WGL Pattern Data Examples

```
"B" := input [ 0ns:P, 40ns:S, 48ns:D ];
         "C" := input [ Ons:P, 16ns:S, 24ns:D ];
         "CS" := input [ Ons:P, 16ns:S ];
         "DI1" := input [ Ons:P,
                                     16ns:S ];
         "DI2" := input [ Ons:P, 16ns:S ];
         "DI3" := input [ Ons:P, 16ns:S ];
         "DI4" := input [ Ons:P, 16ns:S ];
         "ENABLE1" := input [ Ons:P, 16ns:S ];
         "ENABLE2" := input [ Ons:P, 16ns:S ];
         "ME" := input [ Ons:P, 16ns:S ];
         "PS" := input [ Ons:P, 16ns:S ];
         "SEL" := input [ Ons:P, 16ns:S ];
"SI1" := input [ Ons:P, 16ns:S ];
"SI2" := input [ Ons:P, 16ns:S ];
         "SO1 BIDI" := input [ Ons:P, 16ns:S ];
         "SO2 BIDI" := input [ Ons:P, 16ns:S ];
         "ST1" := input [ Ons:P, 16ns:S ];
         "ST2" := input [ Ons:P, 16ns:S ];
         "DO1" := output [ Ons:Q'edge ];
         "DO2" := output [ Ons:Q'edge ];
         "DO3" := output [ Ons:Q'edge ];
         "DO4" := output [ Ons:Q'edge ];
"S01" := output [ Ons:Q'edge ];
         "SO1 BIDI" := output [ Ons:Q'edge ];
         "SO2" := output [ Ons:Q'edge ];
         "SO2 BIDI" := output [ Ons:Q'edge ];
end
timeplate "test cycle 1ssd" period 80ns
         "A" := input [ Ons:P, 8ns:S, 16ns:D ];
         "B" := input [ Ons:P, 24ns:S, 32ns:D ];
"C" := input [ Ons:P, 8ns:S, 16ns:D ];
         "CS" := input [ Ons:S ];
         "DI1" := input [ Ons:S ];
         "DI2" := input [ Ons:S ];
         "DI3" := input [ Ons:S ];
         "DI4" := input [ Ons:S ];
         "ENABLE1" := input [ Ons:S ];
         "ENABLE2" := input [ Ons:S ];
         "ME" := input [ Ons:S ];
"PS" := input [ Ons:S ];
         "SEL" := input [ Ons:S ];
"SI1" := input [ Ons:S ];
         "SI2" := input [ Ons:S ];
         "SO1 BIDI" := input [ Ons:S ];
         "SO2 BIDI" := input [ Ons:S ];
         "ST1\overline{}" := input [ Ons:S ];
         "ST2" := input [ Ons:S ];
        "DO1" := output [ Ons:X, 72ns:Q'edge ];
"DO2" := output [ Ons:X, 72ns:Q'edge ];
"DO3" := output [ Ons:X, 72ns:Q'edge ];
"DO4" := output [ Ons:X, 72ns:Q'edge ];
"SO1" := output [ Ons:X, 72ns:Q'edge ];
         "SO1 BIDI" := output [ Ons:X, 72ns:Q'edge ];
         "SO2" := output [ Ons:X, 72ns:Q'edge ];
         "SO2 BIDI" := output [ Ons:X, 72ns:Q'edge ];
end
    ******************
##
                              DEFINE SCAN STATES
##****************
scanstate
```

February 2013 223 © 2013 Cadence Design Systems, Inc. All rights reserved.

```
"SS.1.2.1.2.1.1.1" :=
"MREG_1_FULLSCAN" ( 100110011)
"MREG_2_FULLSCAN" ( 1001100110011001);
"SS.1.2.1.2.7.1.1" :=
      "MREG 1 FULLSCAN" ( 100110011)
      "MREG 2 FULLSCAN" ( 1001100110011001) ;
end
##*********************
                          TEST VECTORS
##***********************
pattern MAIN ( "A", "B", "C", "CS", "DI1", "DI2", "DI3", "DI4", "ENABLE1", "ENABLE2", "ME", "PS", "SEL", "SI1", "SI2", "ST1", "ST2",
            "SO1 BIDI":I, "SO2 BIDI":I, "DO1", "DO2", "DO3", "DO4", "SO1", "SO2",
            "SO1 BIDI":0, "SO2 BIDI":0)
##***********************
##*********************
## Processing the Static: EVENT 1.2.1.1.1.1: Stim PI:
  vector ( +, "test_cycle lssd" ) := [
      ZZ
      X X X X X X
      - - ];
##**********************
## Processing the Static: EVENT 1.2.1.2.1.1: Scan_Load:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
  vector ( +, "test_cycle_lssd" ) := [
    0 0 0 X X X X X 1 1 1 X 0 X X 0 1
      X X X X X X
  - - ];
vector ( +, "test_cycle_lssd" ) := [
      X X X X X X
      - - ];
## Inserted the Scan Sequence: Scan Sequence
  scan ( +, "scan cycle" ) := [
      1 1 0 X X X X X X 1 1 1 X 0 - - 0 1
      X \quad X \quad X \quad X \quad X \quad X
      - - ],
      input [ "MREG 1 FULLSCAN" : "SS.1.2.1.2.1.1.1" ] ,
      input [ "MREG 2 FULLSCAN" : "SS.1.2.1.2.1.1.1" ] ;
## Processing the Static: EVENT 1.2.1.2.1.2.1: Stim PI:
```

```
##********************
##
##****************
## Processing the Static: EVENT 1.2.1.2.2.1.1: Stim PI:
## Processing the Static: EVENT 1.2.1.2.2.1: Stim PI:
##********************
##****************
## Processing the Static: EVENT 1.2.1.2.3.1.1: Stim_PI:
## Processing the Static: EVENT 1.2.1.2.3.1.2: Pulse:
## Processing the Static: EVENT 1.2.1.2.3.1.3: Pulse:
## Processing the Static: EVENT 1.2.1.2.3.1.4: Measure PO:
  vector ( +, "test cycle lssd" ) := [
    1 1 0 0 0 0 0 0 1 1 1 0 0 1 1 0 1
      1 1 1 0 1 0
      1 0 ];
##********************
## TEST SEQUENCE...... 7 TYPE.....normal
##***********
## Processing the Static: EVENT 1.2.1.2.7.1.1: Scan Unload:
7. 7.
      X \quad X \quad X \quad X \quad X \quad X
      - - ];
  vector ( +, "test cycle lssd" ) := [
      0 0 0 0 0 1 0 1 1 1 1 1 0 1 1 0 1
      X \quad X \quad X \quad X \quad X \quad X
      - - ];
## Inserted the Scan Sequence: Scan Sequence
  scan (+, "scan_cycle"):=[
1 1 0 0 0 1 0 1 1 1 1 1 0 1 1 0 1
      X X X X X X
      - - ],
      output [ "MREG 1 FULLSCAN" : "SS.1.2.1.2.7.1.1" ] ,
      output [ "MREG 2 FULLSCAN" : "SS.1.2.1.2.7.1.1" ] ;
## Inserted final non-scan Pattern
  vector ( +, "test_cycle_lssd" ) := [
    0 0 0 0 0 1 0 1 1 1 1 1 0 X X 0 1
      7. 7.
      X X X X X X
      - - ];
end end
```

WGL Pattern Data Examples

### **WGL Logic Test Example**

The following is an example of a WGL logic test.

```
##********
*********
                          WGL VECTOR FILE
  Encounter (TM) Test and Diagnostics 3.0 Apr 01, 2005 (linux24 TDA30)
##***************
##
##
  ##
  PROJECT NAME.....lbc
                                                               ##
                                                               ##
   TESTMODE.....lssd
                                                               ##
##
##
                                                               ##
                                                               ##
##
   TDR.....dummy tester lssd
##
                                                               ##
                                                               ##
##
  TEST PERIOD.....80
                                TEST STROBE TYPE....edge
  TEST PULSE WIDTH.....8
                               TEST TIME UNITS.....ns
                                                               ##
##
  TEST PI OFFSET.....0
                                                               ##
  TEST BIDI OFFSET.....0
                                                               ##
  TEST STROBE OFFSET........72
                               X VALUE....X
                                                               ##
##
                           SCAN STROBE TYPE.....edge
                                                               ##
##
                                                               ##
##
  SCAN PERIOD.....80
   SCAN PULSE WIDTH.....8
                                                               ##
##
  SCAN PI OFFSET.....16
##
                                                               ##
  SCAN BIDI OFFSET.....16
                                                               ##
##
  SCAN STROBE OFFSET.....0
                               SCAN OVERLAP.....yes
                                                               ##
##
##
  EXPERIMENT.....2
                                                               ##
                               TEST SECTION TYPE.....logic
   TEST SECTION.....1
                                                               ##
##
   TESTER TERMINATION.....0
                               TERMINATION DOMINATION....tester
                                                               ##
##**********************
waveform "WGL.lssd.logic.ex2.ts1"
      include "WGL.lssd.signals";
##*********************
                       TIMING DEFINITIONS
##*****************
timeplate "scan_cycle" period 80ns
    "A" := input [ 0ns:P, 24ns:S, 32ns:D ];
    "B" := input [ 0ns:P, 40ns:S, 48ns:D ];
      "C" := input [ Ons:P, 16ns:S, 24ns:D ];
"CS" := input [ Ons:P, 16ns:S ];
      "DI1" := input [ Ons:P, 16ns:S ];
      "DI2" := input [ Ons:P, 16ns:S ];
      "DI3" := input [ Ons:P, 16ns:S ];
"DI4" := input [ Ons:P, 16ns:S ];
      "ENABLE1" := input [ Ons:P, 16ns:S ];
"ENABLE2" := input [ Ons:P, 16ns:S ];
      "ME" := input [ Ons:P, 16ns:S ];
      "PS" := input [ Ons:P, 16ns:S ];
      "SEL" := input [ Ons:P, 16ns:S ];
"SI1" := input [ Ons:P, 16ns:S ];
```

```
"SI2" := input [ Ons:P, 16ns:S ];
         "SO1_BIDI" := input [ Ons:P, 16ns:S ];
"SO2_BIDI" := input [ Ons:P, 16ns:S ];
         "ST1" := input [ Ons:P, 16ns:S ];
"ST2" := input [ Ons:P, 16ns:S ];
         "DO1" := output [ Ons:Q'edge ];
         "DO2" := output [ Ons:Q'edge ];
         "DO3" := output [ Ons:Q'edge ];
         "DO4" := output [ Ons:Q'edge ];
         "SO1" := output [ Ons:Q'edge ];
         "SO1 BIDI" := output [ Ons:Q'edge ];
         "SO2\overline{} := output [ Ons:Q'edge ];
         "SO2 BIDI" := output [ Ons:Q'edge ];
end
timeplate "test cycle lssd" period 80ns
         "A" := input [ Ons:P, 8ns:S, 16ns:D ];
         "B" := input [ Ons:P, 24ns:S, 32ns:D ];
         "C" := input [ Ons:P, 8ns:S, 16ns:D ];
         "CS" := input [ 0ns:S ];
         "DI1" := input [ Ons:S ];
         "DI2" := input [ Ons:S ];
         "DI3" := input [ Ons:S ];
"DI4" := input [ Ons:S ];
         "ENABLE1" := input [ Ons:S ];
         "ENABLE2" := input [ Ons:S ];
         "ME" := input [ Ons:S ];
         "PS" := input [ Ons:S ];
         "SEL" := input [ Ons:S ];
         "SI1" := input [ Ons:S ];
         "SI2" := input [ Ons:S ];
         "SO1_BIDI" := input [ Ons:S ];
"SO2_BIDI" := input [ Ons:S ];
         "ST1\overline{} := input [ Ons:S ];
         "ST2" := input [ Ons:S ];
         "DO1" := output [ Ons:X, 72ns:Q'edge ];
         "DO2" := output [ Ons:X, 72ns:Q'edge ];
         "DO3" := output [ Ons:X, 72ns:Q'edge ];
"DO4" := output [ Ons:X, 72ns:Q'edge ];
"SO1" := output [ Ons:X, 72ns:Q'edge ];
         "SO1 BIDI" := output [ Ons:X, 72ns:Q'edge ];
         "SO2" := output [ Ons:X, 72ns:Q'edge ];
         "SO2 BIDI" := output [ Ons:X, 72ns:Q'edge ];
end
    *********************
                                  DEFINE SCAN STATES
##********************
scanstate
 "SS.2.1.1 .2.1.1.1" :=
 "MREG_1_FULLSCAN" ( 000010100)
    "MREG_2_FULLSCAN" ( 1110011001001111) ;
"SS.2.1.1.2.2.1.1" :=
         "MREG 1 FULLSCAN" ( 100000111)
         "MREG 2 FULLSCAN" ( 1101111010001110) ;
## The Following is StimLatchExtra A.
 "SS.2.1.1.3.1.1.1" :=
         "MREG_1_FULLSCAN" ( 101110110)
         "MREG 2 FULLSCAN" ( 0001011010010110) ;
 "SS.2.1.1.3.\overline{1}.\overline{5}.1" :=
         "MREG_1_FULLSCAN" ( 010110110)
"MREG_2 FULLSCAN" ( 0000101101001011) ;
```

```
"SS.2.1.1.8.13.4.1" :=
      "MREG 1 FULLSCAN" ( 100011001)
      "MREG 2 FULLSCAN" ( 1001010011001111) ;
"SS.2.1.1.8.\overline{14}.1.1" :=
      "MREG 1 FULLSCAN" ( 000101101)
      "MREG 2 FULLSCAN" ( 0000010000101111) ;
"SS.2.1.1.8.\overline{1}4.4.1" :=
      "MREG_1_FULLSCAN" ( 000101101)
      "MREG 2 FULLSCAN" ( 1100000010011100) ;
##********************
                         TEST VECTORS
##
##****************
pattern MAIN ( "A", "B", "C", "CS", "DI1", "DI2", "DI3", "DI4", "ENABLE1", "ENABLE2", "ME", "PS", "SEL", "SI1", "SI2", "ST1", "ST2",
           "SO1_BIDI":I, "SO2_BIDI":I,
"DO1", "DO2", "DO3", "DO4", "SO1", "SO2",
"SO1_BIDI":O, "SO2_BIDI":O)
##********************
##*************
## Processing the Static: EVENT 2.1.1.1.1.1: Stim PI:
  vector ( +, "test cycle lssd" ) := [
      ΖZ
      X X X X X X
##*********************
##*****************
## Processing the Static: EVENT 2.1.1.2.1.1.1: Scan Load:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
  vector ( +, "test_cycle lssd" ) := [
      0 0 0 X X X X X 1 1 1 X 0 X X 0 1
      ΖZ
      X X X X X X
      - - ];
  vector ( +, "test cycle lssd" ) := [
      0 0 0 x x x x x x 1 1 1 x 0 x x 0 1
      X X X X X X
      - - ];
## Inserted the Scan Sequence: Scan Sequence
  scan (+, "scan cycle") := [
      1 \ 1 \ 0 \ X \ X \ X \ \overline{X} \ X \ 1 \ 1 \ 1 \ X \ 0 \ - \ - \ 0 \ 1
      X \quad X \quad X \quad X \quad X
      - - 1,
```

```
input [ "MREG_1_FULLSCAN" : "SS.2.1.1.2.1.1.1" ] ,
input [ "MREG_2_FULLSCAN" : "SS.2.1.1.2.1.1.1" ] ;
## Processing the Static: EVENT 2.1.1.2.1.2.1: Stim_PI:
## Processing the Static: EVENT 2.1.1.2.1.3.1: Stim_PI:
## Processing the Static: EVENT 2.1.1.2.1.4.1: Measure PO:
   vector ( +, "test_cycle_lssd" ) := [
        0 0 0 1 0 1 1 1 0 0 0 0 1 1 1 1 0
        1 1
        0 0 0 0 0
        - - 1;
##*********************
## TEST SEQUENCE...... 2 TYPE.....normal
##*************
## Processing the Static: EVENT 2.1.1.2.2.1.1: Scan Load:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
   vector ( +, "test cycle lssd" ) := [
        0 0 0 1 0 1 \overline{1} \overline{1} 1 \overline{1} 1 0 0 1 1 0 1
        X X X X X X
  -- ];
vector ( +, "test_cycle_lssd" ) := [
        0 0 0 1 0 1 \overline{1} \overline{1} 1 \overline{1} 1 0 0 1 1 0 1
        X \quad X \quad X \quad X \quad X \quad X
        - - ];
## Inserted the Scan Sequence: Scan Sequence
   scan (+, "scan cycle") := [
        1 1 0 1 0 1 \overline{1} \overline{1} 1 1 1 0 0 - - 0 1
        X \quad X \quad X \quad X \quad X \quad X
        - - ],
        input [ "MREG 1 FULLSCAN" : "SS.2.1.1.2.2.1.1" ]
        input [ "MREG 2 FULLSCAN" : "SS.2.1.1.2.2.1.1" ] ;
## Processing the Static: EVENT 2.1.1.2.2.2.1: Stim_PI:
## Processing the Static: EVENT 2.1.1.2.2.3.1: Stim_PI:
## Processing the Static: EVENT 2.1.1.2.2.4.1: Measure PO:
   vector ( +, "test_cycle_lssd" ) := [
     0 0 0 0 1 1 0 0 1 0 0 0 1 1 0 1 0
        0 1 1 1 0 0
        0 0 1;
##********************
## Processing the Static: EVENT 2.1.1.8.13.1.1: Scan Load: (Overlap is in Effect
) ## Inserted the Scan Sequence: Scan Preconditioning Sequence
   ΖZ
        X \quad X \quad X \quad X \quad X
  vector ( +, "test_cycle_lssd" ) := [
    0 0 0 0 1 0 1 0 1 1 1 1 0 1 1 0 1
        ZZ
```

```
X \quad X \quad X \quad X \quad X
       - - 1;
## Inserted the Scan Sequence: Skewed Unload Sequence
  X X X X X X
       - - ];
## Inserted the Scan Sequence: Scan_Sequence
  scan ( +, "scan_cycle" ) := [
       1 1 0 0 1 0 \overline{1} \overline{0} 1 1 1 1 0 - - 0 1
       X \quad X \quad X \quad X \quad X \quad X
       - - ],
       input [ "MREG 1 FULLSCAN" : "SS.2.1.1.8.13.1.1" ] ,
       input [ "MREG 2 FULLSCAN" : "SS.2.1.1.8.13.1.1" ] ,
       output [ "MREG 1 FULLSCAN" : "SS.2.1.1.8.12.4.1" ] ,
       output [ "MREG 2 FULLSCAN" : "SS.2.1.1.8.12.4.1" ] ;
## Processing the Static: EVENT 2.1.1.8.13.2.1: Stim_PI:
0 0 0 0 0
       0 0 1;
## Processing the Static: EVENT 2.1.1.8.13.3.1: Pulse:
  vector ( +, "test_cycle_lssd" ) := [
    0 0 1 0 1 0 0 1 0 0 0 1 1 1 1 1 0
       Z Z
       X \quad X \quad X \quad X \quad X \quad X
       - - 1;
## Processing the Static: EVENT 2.1.1.8.13.4.1: Skewed Scan Unload:
##*********************
## TEST SEQUENCE.....14
                                   TYPE....normal
##*******************
## Processing the Static: EVENT 2.1.1.8.14.1.1: Scan Load: (Overlap is in Effect
7
       X X X X X X
       - - ];
  vector ( +, "test_cycle_lssd" ) := [
       0 0 0 0 1 0 0 1 1 1 1 1 1 0 1 1 0 1
       ZZ
       X X X X X X
       - - ];
## Inserted the Scan Sequence: Skewed Unload Sequence
  vector ( +, "test cycle lssd" ) := \overline{[}
       0 1 0 0 1 0 0 1 1 1 1 1 1 0 1 1 0 1
       X \quad X \quad X \quad X \quad X
       - - ];
## Inserted the Scan Sequence: Scan Sequence
  scan (+, "scan_cycle") := [
1 1 0 0 1 0 0 1 1 1 1 1 0 - - 0 1
       X X X X X X
```

WGL Pattern Data Examples

```
- - ],
           input [ "MREG_1_FULLSCAN" : "SS.2.1.1.8.14.1.1" ] , input [ "MREG_2_FULLSCAN" : "SS.2.1.1.8.14.1.1" ] , output [ "MREG_1_FULLSCAN" : "SS.2.1.1.8.13.4.1" ] , output [ "MREG_2_FULLSCAN" : "SS.2.1.1.8.13.4.1" ] ;
## Processing the Static: EVENT 2.1.1.8.14.2.1: Stim PI:
## Processing the Static: EVENT 2.1.1.8.14.2.2: Measure PO:
    vector ( +, "test_cycle_lssd" ) := [
            \  \, 0\  \, 0\  \, 0\  \, 0\  \, 1\  \, 1\  \, \overline{0}\  \, \overline{0}\  \, 0\  \, \overline{0}\  \, 0\  \, 0\  \, 1\  \, 1\  \, 0\  \, 1\  \, 0
           0 0 0 0 0
           0 0 ];
## Processing the Static: EVENT 2.1.1.8.14.3.1: Pulse:
    vector ( +, "test cycle lssd" ) := [
           X X X X X X
           - - ];
## Processing the Static: EVENT 2.1.1.8.14.4.1: Skewed Scan Unload:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
    vector ( +, "test_cycle_lssd" ) := [
    0 0 0 0 1 1 0 0 1 1 1 0 0 1 0 0 1
           ZZ
           X \quad X \quad X \quad X \quad X \quad X
    -- ];
vector ( +, "test_cycle_lssd" ) := [
           0 \ 0 \ 0 \ 0 \ 1 \ 1 \ \overline{0} \ \overline{0} \ 1 \ \overline{1} \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1
           ZZ
           X \quad X \quad X \quad X \quad X
           - - ];
X X X X X X
           - - ];
## Inserted the Scan Sequence: Scan Sequence
    scan ( +, "scan cycle" ) := [
           1 \ 1 \ 0 \ 0 \ 1 \ 1 \ \overline{0} \ \overline{0} \ 1 \ 1 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1
           X X X X X X
           output [ "MREG 1 FULLSCAN" : "SS.2.1.1.8.14.4.1" ]
           output [ "MREG 2 FULLSCAN" : "SS.2.1.1.8.14.4.1" ] ;
## Inserted final non-scan Pattern
    vector ( +, "test_cycle_lssd" ) := [
           0 0 0 0 1 1 <del>0</del> <del>0</del> 1 <del>1</del> 1 0 0 x x <del>0</del> 1
           X \quad X \quad X \quad X \quad X
           - - 1;
end end
```

## **WGL Driver/Receiver Test Example**

The following is an example of a WGL driver/receiver test.

```
##
                            WGL VECTOR FILE
                                                                    ##
  Encounter (TM) Test and Diagnostics 3.0 Apr 01, 2005 (linux24 TDA30)
##***********************
##
  ##
##
##
                                                                    ##
##
  PROJECT NAME.....btv
                                                                    ##
##
                                                                    ##
  TESTMODE.....DRVRCV
                                                                    ##
##
##
                                                                    ##
   TDR.....TBLLCC
##
                                                                    ##
                                                                    ##
##
                                  TEST STROBE TYPE.....edge
##
  TEST PERIOD.....80
                                                                    ##
  TEST PULSE WIDTH.....8
                                 TEST TIME UNITS.....ns
                                                                   ##
##
##
  TEST PI OFFSET.....0
                                                                    ##
  TEST BIDI OFFSET.....0
                                                                    ##
  TEST STROBE OFFSET.....72
                                 X VALUE....X
                                                                    ##
                                                                    ##
##
  SCAN PERIOD.......80 SCAN STROBE TYPE.....edge SCAN PULSE WIDTH.....8 SCAN TIME UNITS......ns
##
                                                                   ##
  SCAN PULSE WIDTH.....8
##
                                 SCAN TIME UNITS.....ns
                                                                    ##
##
  SCAN PI OFFSET.....16
                                                                    ##
   SCAN BIDI OFFSET.....16
                                                                    ##
  SCAN STROBE OFFSET.....0
                                 SCAN OVERLAP.....ves
                                                                    ##
##
##
##
  EXPERIMENT.....1
##*******************
waveform "WGL.DRVRCV.driver receiver.ex1.ts1"
      include "WGL.DRVRCV.signals";
##*********************
                        TIMING DEFINITIONS
##****************
timeplate "scan_cycle" period 80ns
      "A2" := input [ Ons:P, 16ns:S, 24ns:D ];
"A4" := input [ Ons:P, 16ns:S ];
"A5" := input [ Ons:P, 16ns:S ];
"A6" := input [ Ons:P, 16ns:S, 24ns:D ];
"A7" := input [ Ons:P, 16ns:S, 24ns:D ];
       "A8" := input [ Ons:P, 16ns:S, 24ns:D ];
       "B0" := input [ Ons:P, 24ns:S, 32ns:D ];
       "B1" := input [ Ons:P, 40ns:S, 48ns:D ];
"B3" := input [ Ons:P, 16ns:S, 24ns:D ];
      "B4" := input [ Ons:P, 16ns:S, 24ns:D ];
"B6" := input [ Ons:P, 16ns:S ];
"B7" := input [ Ons:P, 16ns:S, 24ns:D ];
"B8" := input [ Ons:P, 40ns:S, 48ns:D ];
       "E1" := input [ Ons:P, 16ns:S ];
       "F3" := input [ Ons:P, 16ns:S ];
       "F4" := input [ Ons:P, 16ns:S ];
       "IO" := input [ Ons:P, 16ns:S ];
       "I1" := input [ Ons:P, 16ns:S ];
       "LO" := input [ Ons:P, 16ns:S ];
```

```
"S0" := input [ Ons:P, 16ns:S ];
       "S1" := input [ Ons:P, 16ns:S ];
"T0" := input [ Ons:P, 16ns:S ];
       "60" := output [ Ons:Q'edge ];
"61" := output [ Ons:Q'edge ];
       "70" := output [ Ons:Q'edge ];
end
timeplate "test cycle DRVRCV" period 80ns
       "A2" := input [ Ons:P, 8ns:S, 16ns:D ];
       "A4" := input [ Ons:S ];
       "A5" := input [ Ons:S ];
      "A6" := input [ Ons:P, 8ns:S, 16ns:D ];
"A7" := input [ Ons:P, 8ns:S, 16ns:U ];
"A8" := input [ Ons:P, 8ns:S, 16ns:D ];
       "B0" := input [ Ons:P, 8ns:S, 16ns:D ];
       "B1" := input [ Ons:P, 24ns:S, 32ns:D ];
       "B3" := input [ Ons:P, 8ns:S, 16ns:D ];
       "B4" := input [ Ons:P, 8ns:S, 16ns:D ];
       "B6" := input [ Ons:S ];
       "B7" := input [ Ons:P, 8ns:S, 16ns:D ];
"B8" := input [ Ons:P, 24ns:S, 32ns:D ];
      "E1" := input [ Ons:S ];
"F3" := input [ Ons:S ];
       "F4" := input [ Ons:S ];
       "IO" := input [ Ons:S ];
       "I1" := input [ Ons:S ];
       "L0" := input [ 0ns:S ];
       "L1" := input [ Ons:S ];
       "L2" := input [ Ons:P, 8ns:S, 16ns:D ];
       "L3" := input [ Ons:P, 24ns:S, 32ns:D ];
      "S0" := input [ Ons:S ];
"S1" := input [ Ons:S ];
       "T0" := input [ Ons:S ];
       "60" := output [ Ons:X, 72ns:Q'edge ];
       "61" := output [ Ons:X, 72ns:Q'edge ];
       "70" := output [ Ons:X, 72ns:Q'edge ];
end
##********************
##
                         DEFINE SCAN STATES
                                                                   ##
##****************************
scanstate
"SS.1.1.1.2.1.1.1" :=
       "MREG 1 DRVRCV" ( 11)
     "SS.1.1.1.2.1.6.1" :=
       "MREG 1 DRVRCV" ( 11)
      "SS.1.1.1.3.1.1.1" :=
       "MREG 1 DRVRCV" ( 10)
     "SS.1.1.1.25.19.1.1" :=
       "MREG 1 DRVRCV" ( 11)
     "SS.1.1.1.25.19.4.1" :=
       "MREG 1 DRVRCV" ( 11)
     end
```

```
##*********************
                   TEST VECTORS
##*********************
pattern MAIN ( "A2", "A4", "A5", "A6", "A7", "A8", "B0", "B1", "B3", "B4", "B6", "B7", "B8", "E1", "F3", "F4", "I0", "I1", "L0", "L1", "L2", "L3", "S0", "S1", "T0", "60", "61", "70")
##*********************
## Processing the Static: EVENT 1.1.1.1.1.1: Stim PI:
  X X X 1;
##********************
##**********************
## Processing the Static: EVENT 1.1.1.2.1.1.1: Scan Load:
## Inserted the Scan Sequence: Scan Preconditioning_Sequence
  vector ( +, "test cycle DRVRCV" ) = [
      X X X ];
## Inserted the Scan Sequence: Scan Sequence
  scan ( +, "scan cycle" ) := [
      0 0 1 0 1 0 <del>1</del> 1 0 0 1 0 0 1 x - - x 1 1 1 1 0 1 x
X X X ],

input [ "MREG_1_DRVRCV" : "SS.1.1.1.2.1.1.1" ] ,

input [ "MREG_2_DRVRCV" : "SS.1.1.1.2.1.1.1" ] ;

## Processing the Static: EVENT 1.1.2.1.2.1: Stim_PI:
## Processing the Static: EVENT 1.1.1.2.1.2.2: Pulse:
  vector ( +, "test_cycle DRVRCV" ) := [
      X X X ];
## Processing the Static: EVENT 1.1.1.2.1.3.1: Stim_PI:
## Processing the Static: EVENT 1.1.1.2.1.4.1: Pulse:
## Processing the Static: EVENT 1.1.1.2.1.5.1: Measure_PO:
  vector ( +, "test_cycle_DRVRCV" ) := [
      \begin{smallmatrix} 0&1&0&0&1&0&\overline{0}&\overline{0}&0&\overline{0}&0&1&0&0&1&1&1&0&0&0&0&1&0&1\\ \end{smallmatrix}
      1 1 Z 1;
## Processing the Static: EVENT 1.1.1.2.1.6.1: Skewed Scan Unload:
##********************
##****************
```

```
## Processing the Static: EVENT 1.1.1.4.2.1.1: Scan Load: ( Overlap is in Effect
) ## Inserted the Scan Sequence: Scan_Preconditioning_Sequence
vector ( +, "test_cycle_DRVRCV" ) := [
       0 0 1 0 1 0 \overline{0} 0 0 \overline{0} 1 0 0 1 0 0 0 1 1 1 0 0 0 1 1
       X X X ];
## Inserted the Scan Sequence: Skewed Unload Sequence
  vector ( +, "test cycle DRVRCV" ) := [
       X X X ];
## Inserted the Scan Sequence: Scan Sequence
       - X - ],
             [ "MREG 1 DRVRCV" : "SS.1.1.1.4.2.1.1" ] ,
       input
       input [ "MREG 2 DRVRCV" : "SS.1.1.1.4.2.1.1" ] ,
       output [ "MREG_1_DRVRCV" : "SS.1.1.1.4.1.5.1" ] , output [ "MREG_2_DRVRCV" : "SS.1.1.1.4.1.5.1" ] ;
## Processing the Static: EVENT 1.1.1.4.2.2.1: Stim PI:
## Processing the Static: EVENT 1.1.1.4.2.2.2: Pulse:
  vector ( +, "test_cycle_DRVRCV" ) := [
     0 0 1 0 1 0 0 0 0 0 1 0 1 1 0 X X 1 1 1 0 0 0 1 1
       X X X ];
## Processing the Static: EVENT 1.1.1.4.2.3.1: Stim PI:
## Processing the Static: EVENT 1.1.1.4.2.3.2: Measure PO:
  vector ( +, "test cycle DRVRCV" ) := [
       \begin{smallmatrix}&&1&&0&\\1&&&&&1&\\0&&&&&1\end{smallmatrix}
       X X X ];
## Processing the Static: EVENT 1.1.1.4.2.4.1: Pulse:
  vector ( +, "test_cycle DRVRCV" ) := [
       0\ 1\ 0\ 1\ 1\ 0\ \overline{0}\ 0\ 0\ \overline{0}\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0
       X X X ];
## Processing the Static: EVENT 1.1.1.4.2.5.1: Skewed_Scan_Unload:
##********************
TYPE....normal
##*******************
## Processing the Static: EVENT 1.1.1.4.3.1.1: Scan Load: ( Overlap is in Effect
) ## Inserted the Scan Sequence: Scan_Preconditioning_Sequence vector ( +, "test_cycle_DRVRCV" ) := [
       X X X ];
## Inserted the Scan Sequence: Skewed Unload Sequence
  vector ( +, "test cycle DRVRCV" ) := [
       X X X ];
## Inserted the Scan Sequence: Scan_Sequence
       - X - ],
             [ "MREG 1 DRVRCV" : "SS.1.1.1.4.3.1.1" ]
       input
       input [ "MREG_2_DRVRCV" : "SS.1.1.1.4.3.1.1" ] ,
       output [ "MREG_1_DRVRCV" : "SS.1.1.1.4.2.5.1" ] ,
output [ "MREG_2_DRVRCV" : "SS.1.1.1.4.2.5.1" ] ;
## Processing the Static: EVENT 1.1.1.4.3.2.1: Stim PI:
## Processing the Static: EVENT 1.1.1.4.3.2.2: Pulse:
  vector ( +, "test_cycle_DRVRCV" ) := [
     0 0 1 0 1 0 0 0 0 0 1 0 1 1 0 X X 0 1 1 0 0 0 1 0
       X X X ];
## Processing the Static: EVENT 1.1.1.4.3.3.1: Stim PI:
```

```
## Processing the Static: EVENT 1.1.1.4.3.3.2: Measure_PO:
  X 0 X ];
## Processing the Static: EVENT 1.1.1.4.3.4.1: Pulse:
  vector ( +, "test cycle DRVRCV" ) := [
       X X X ];
## Processing the Static: EVENT 1.1.1.4.3.5.1: Skewed Scan Unload:
##*********************
## Processing the Static: EVENT 1.1.1.25.19.1.1: Scan Load: (Overlap is in
Effect ) ## Inserted the Scan Sequence: Scan Preconditioning Sequence
  vector ( +, "test_cycle_DRVRCV" ) := [
       X X X ];
## Inserted the Scan Sequence: Skewed Unload Sequence
  vector ( +, "test cycle DRVRCV" ) := [
       X X X ];
## Inserted the Scan Sequence: Scan Sequence
  scan ( +, "scan_cycle" ) := [
       - X - ],
      input [ "MREG_1_DRVRCV" : "SS.1.1.1.25.19.1.1" ] ,
input [ "MREG_2_DRVRCV" : "SS.1.1.1.25.19.1.1" ] ,
output [ "MREG_1_DRVRCV" : "SS.1.1.1.25.18.4.1" ] ,
output [ "MREG_2_DRVRCV" : "SS.1.1.1.25.18.4.1" ] ;
## Processing the Static: EVENT 1.1.1.25.19.2.1: Stim PI:
## Processing the Static: EVENT 1.1.1.25.19.2.2: Measure PO:
  vector ( +, "test cycle DRVRCV" ) := [
    0 1 0 0 1 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 1 0 1
      X X X ];
## Processing the Static: EVENT 1.1.1.25.19.3.1: Pulse:
  vector ( +, "test cycle DRVRCV" ) := [
    0 1 0 0 1 0 1 0 0 0 0 0 0 1 1 1 0 0 1 0 1 0 1
       X X X ];
## Processing the Static: EVENT 1.1.1.25.19.4.1: Skewed Scan Unload:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
  vector ( +, "test_cycle_DRVRCV" ) := [
       X X X ];
## Inserted the Scan Sequence: Skewed Unload Sequence
  vector ( +, "test cycle DRVRCV" ) := [
    0 0 1 0 1 0 0 1 0 0 1 0 0 1 1 1 0 1 0 1 1 1
      X X X ];
## Inserted the Scan Sequence: Scan Sequence
       ( +, "scan_cycle" ) := [
       - X - ],
       output [ "MREG_1_DRVRCV" : "SS.1.1.1.25.19.4.1" ] ,
       output [ "MREG 2 DRVRCV" : "SS.1.1.1.25.19.4.1" ] ;
## Inserted final non-scan Pattern
  vector ( +, "test cycle DRVRCV" ) := [
```

WGL Pattern Data Examples

```
0 0 1 0 1 0 0 0 0 1 0 0 1 1 X X 0 1 1 0 0 0 1 1 X X X ]; end end
```

### **WGL IDDq Test Example**

The following is an example of a WGL IDDq test.

```
##*********************
                          WGL VECTOR FILE
## Encounter(TM) Test and Diagnostics 3.0 Apr 01, 2005 (linux24 TDA30)
##**************
  ##
##
                                                                   ##
## PROJECT NAME.....btv
                                                                   ##
                                                                   ##
##
## TESTMODE.....IDDQ
                                                                   ##
## TDR.....TBAdvent new
                                                                   ##
##
                                                                   ##
  TEST PERIOD.......80 TEST STROBE TYPE.....edge
TEST PULSE WIDTH.....8 TEST TIME UNITS.....ns
                                                                   ##
##
                                                                   ##
##
   TEST PI OFFSET.....0
                                                                   ##
  TEST BIDI OFFSET.....0
                                                                   ##
  TEST STROBE OFFSET.....72
                            X VALUE.....X
                                                                   ##
##
##
## SCAN PERIOD......80 SCAN STROBE TYPE.....edge
## SCAN PULSE WIDTH.....8 SCAN TIME UNITS.....ns
                                                                   ##
## SCAN PI OFFSET.....16
                                                                   ##
  SCAN BIDI OFFSET.....16
                                                                   ##
##
   SCAN STROBE OFFSET.....0
                                 SCAN OVERLAP.....yes
                                                                   ##
                                                                   ##
##
  EXPERIMENT.....1
                                                                   ##
                                                                   ##
##
##
  TEST SECTION.....1
                                 TEST SECTION TYPE.....IDDq
                                                                   ##
  TESTER TERMINATION.....0
                                 TERMINATION DOMINATION....tester
##***************
waveform "WGL.IDDQ.IDDq.ex1.ts1"
      include "WGL.IDDQ.signals";
##*******************
                  TIMING DEFINITIONS
##*******************
timeplate "scan_cycle" period 80ns
      "A2" := input [ Ons:P, 16ns:S, 24ns:D ];
      "A4" := input [ Ons:P, 16ns:S, 24ns.D ],
"A5" := input [ Ons:P, 16ns:S ];
"A6" := input [ Ons:P, 16ns:S, 24ns:D ];
"A7" := input [ Ons:P, 16ns:S, 24ns:D ];
"B8" := input [ Ons:P, 16ns:S, 24ns:D ];
"B0" := input [ Ons:P, 24ns:S, 32ns:D ];
"B1" := input [ Ons:P, 40ns:S, 48ns:D ];
      "B3" := input [ Ons:P, 16ns:S, 24ns:D ];
```

```
"B4" := input [ Ons:P,
                                     16ns:S, 24ns:D ];
                                     16ns:S ];
         "B6" := input [ Ons:P,
         "B7" := input [ Ons:P,
                                     16ns:S, 24ns:D];
40ns:S, 48ns:D];
         "B8" := input [ Ons:P,
         "E1" := input [ Ons:P,
                                     16ns:S ];
         "F3" := input [ Ons:P, 16ns:S ];
         "F4" := input [ Ons:P,
                                     16ns:S ];
         "IO" := input [ Ons:P,
                                     16ns:S ];
         "I1" := input [ Ons:P,
                                     16ns:S ];
         "L0" := input [ Ons:P,
                                     16ns:S ];
         "L1" := input [ Ons:P,
                                     16ns:S ];
         "L2" := input [ Ons:P,
                                     24ns:S, 32ns:D];
40ns:S, 48ns:D];
         "L3" := input [ Ons:P,
         "S0" := input [ Ons:P,
                                     16ns:S ];
         "S1" := input [ Ons:P, 16ns:S ];
         "T0" := input [ Ons:P, 16ns:S ];
         "60" := output [ 0ns:Q'edge ];
         "61" := output [ 0ns:Q'edge ];
         "70" := output [ 0ns:Q'edge ];
end
timeplate "test_cycle_stimclks" period 80ns
         "A2" := input [ Ons:P, 8ns:S ];
"A4" := input [ Ons:S ];
         "A5" := input [ Ons:S ];
         "A6" := input [ Ons:P, 8ns:S ];
         "A7" := input [ Ons:P, 8ns:S ];
         "A8" := input [ Ons:P, 8ns:S ];
         "B0" := input [ Ons:P, 8ns:S ];
"B1" := input [ Ons:P, 24ns:S ];
         "B3" := input [ Ons:P, 8ns:S ];
         "B4" := input [ Ons:P, 8ns:S ];
"B6" := input [ Ons:S ];
         "B7" := input [ Ons:P, 8ns:S ];
         "B8" := input [ Ons:P, 24ns:S ];
         "E1" := input [ Ons:S ];
         "F3" := input [ Ons:S ];
         "F4" := input [ Ons:S ];
         "IO" := input [ Ons:S ];
         "I1" := input [ Ons:S ];
         "L0" := input [ Ons:S ];
         "L1" := input [ Ons:S ];
         "L2" := input [ Ons:P, 8ns:S ];
         "L3" := input [ Ons:P, 24ns:S ];
         "SO" := input [ Ons:S ];
         "S1" := input [ Ons:S ];
         "T0" := input [ Ons:S ];
         "60" := output [ Ons:X, 72ns:Q'edge ];
"61" := output [ Ons:X, 72ns:Q'edge ];
"70" := output [ Ons:X, 72ns:Q'edge ];
end
timeplate "test cycle IDDQ" period 80ns
         "A2" := input [ Ons:P, 8ns:S, 16ns:D ];
         "A4" := input [ Ons:S ];
         "A5" := input [ Ons:S ];
         "A6" := input [ Ons:P, 8ns:S, 16ns:D ];
         "A7" := input [ Ons:P, 8ns:S, 16ns:U ];
         "A8" := input [ Ons:P, 8ns:S, 16ns:D ];
         "B0" := input [ Ons:P, 8ns:S, 16ns:D ];
"B1" := input [ Ons:P, 24ns:S, 32ns:D ];
"B3" := input [ Ons:P, 8ns:S, 16ns:D ];
"B4" := input [ Ons:P, 8ns:S, 16ns:D ];
```

```
"B6" := input [ Ons:S ];
     "B7" := input [ Ons:P, 8ns:S, 16ns:D ];
"B8" := input [ Ons:P, 24ns:S, 32ns:D ];
"E1" := input [ Ons:S ];
     "F3" := input [ Ons:S ];
     "F4" := input [ Ons:S ];
     "IO" := input [ Ons:S ];
     "I1" := input [ Ons:S ];
     "L0" := input [ 0ns:S ];
     "L1" := input [ 0ns:S ];
     "L2" := input [ Ons:P, 8ns:S, 16ns:D ];
"L3" := input [ Ons:P, 24ns:S, 32ns:D ];
     "S0" := input [ Ons:S ];
"S1" := input [ Ons:S ];
     "T0" := input [ Ons:S ];
     "60" := output [ Ons:X, 72ns:Q'edge ];
"61" := output [ Ons:X, 72ns:Q'edge ];
     "70" := output [ Ons:X, 72ns:Q'edge ];
end
##**********************
                    DEFINE SCAN STATES
##****************************
scanstate
"SS.1.1.1.2.1.1.1" :=
     "MREG 1 IDDQ" ( 00)
     "SS.1.1.1.3.\overline{1}.\overline{1}.1" :=
     "MREG 1 IDDQ" ( 11)
"SS.1.1.1.91.1.1.1" :=
     "MREG_1_IDDQ" ( 11)
     "SS.1.1.1.92.1.1.1" :=
     end
##********************
                      TEST VECTORS
                                                      ##
##
##**********************
pattern MAIN ( "A2", "A4", "A5", "A6", "A7", "A8", "B0", "B1", "B3", "B4", "B6", "B7", "B8", "E1", "F3", "F4", "I0", "I1", "L0", "L1", "L2", "L3", "S0", "S1", "T0", "60", "61", "70")
##***********************
##
## Processing the Static: EVENT 1.1.1.1.1.1: Stim PI:
```

```
vector ( +, "test_cycle IDDQ" ) := [
       X X X ];
##*********************
## TEST PROCEDURE. 2 TYPE. ... normal
## SLOW TO TURN OFF. ... false SEQUENCES HAVE MEMORY. .no
## IDDQ FAULTS. ... 8160 PERCENT IDDQ FAULTS. ... 20.079729
## TEST SEQUENCE. . 1 TYPE. ... normal
                                                                  ##
##****************
## Processing the Static: EVENT 1.1.1.2.1.1.1: Scan_Load:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
  vector ( +, "test cycle IDDQ" ) := [
       X X X ];
## Inserted the Scan Sequence: Scan Sequence
  scan (+, "scan cycle") := [
       0 0 1 0 1 0 <u>1</u> 1 0 0 1 0 0 1 x - - x 1 1 1 1 0 1 x
      X X X ],
input [ "MREG_1_IDDQ" : "SS.1.1.1.2.1.1.1" ] ,
input [ "MREG_2_IDDQ" : "SS.1.1.1.2.1.1.1" ] ;
## Processing the Static: EVENT 1.1.1.2.1.2.1: Stim PI:
## Processing the Static: EVENT 1.1.1.2.1.2.2: Pulse:
  vector ( +, "test_cycle IDDQ" ) := [
       X X X ];
## Processing the Static: EVENT 1.1.1.2.1.3.1: Stim PI:
  vector ( +, "test_cycle_IDDQ" ) := [
       0\ 1\ 0\ 0\ 1\ 0\ \overline{0}\ \overline{0}\ 0\ \overline{0}\ 0\ 0\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ 0\ 1\ 0\ 0
      X X X ];
## Processing the Static: EVENT 1.1.1.2.1.4.1: Measure_Current:
       { MEASURE CURRENT }
##*********************
##*******************
## Processing the Static: EVENT 1.1.1.92.1.1.1: Scan Load:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
  vector ( +, "test_cycle IDDQ" ) := [
      X X X ];
## Inserted the Scan Sequence: Scan Sequence
      X X X ],
input [ "MREG_1_IDDQ" : "SS.1.1.1.92.1.1.1" ] ,
       input [ "MREG 2 IDDQ" : "SS.1.1.1.92.1.1.1" ] ;
## Processing the Static: EVENT 1.1.1.92.1.2.1: Stim PI:
## Processing the Static: EVENT 1.1.1.92.1.2.2: Pulse: vector ( +, "test cycle IDDQ" ) := [ 0 0 1 0 1 0 0 0 0 0 1 0 1 1 1 X X 0 1 1 0 0 0 1 0
       X X X ];
```

WGL Pattern Data Examples

### **WGL Stuck Driver Test Example**

The following is an example of a WGL stuck driver test.

```
##********************
                     WGL VECTOR FILE
##
  Encounter(TM) Test and Diagnostics 3.0 Apr 01, 2005 (linux24 TDA30)
##*********************
 ##
##
##
 PROJECT NAME.....asp
                                                   ##
                                                   ##
##
  TESTMODE.....IOWRAP
                                                   ##
##
##
                                                   ##
  TDR......TBAdvent
                                                   ##
##
##
                                                   ##
  TEST PERIOD.....80
                          TEST STROBE TYPE....edge
                                                   ##
##
##
  TEST PULSE WIDTH.....8
                         TEST TIME UNITS.....ns
                                                   ##
  TEST PI OFFSET.....0
  TEST BIDI OFFSET.....0
                                                   ##
 TEST STROBE OFFSET.....72
                                                   ##
                         X VALUE....X
                                                   ##
##
                      SCAN STROBE TYPE.....edge
SCAN TIME UNITS
##
  SCAN PERIOD.....80
                                                   ##
##
  SCAN PULSE WIDTH.....8
                         SCAN TIME UNITS.....ns
                                                   ##
  SCAN PI OFFSET.....16
                                                   ##
  SCAN BIDI OFFSET.....16
                                                   ##
  SCAN STROBE OFFSET.....0
                         SCAN OVERLAP.....yes
##
  EXPERIMENT.....1
  ##
                         TEST SECTION TYPE.....IOWRAP stuc ##
                         TERMINATION DOMINATION....tester
                                                   ##
##
##*******************
waveform "WGL.IOWRAP.IOWRAP stuck driver.ex1.ts1"
```

include "WGL.IOWRAP.signals";

```
##***********************
                             TIMING DEFINITIONS
##***********************
timeplate "scan cycle" period 80ns
        "A/00/00" := input [ Ons:P, 16ns:S ];
"A/00/01" := input [ Ons:P, 16ns:S ];
        "A/00/02" := input [ Ons:P, 16ns:S ];
        "A/00/03" := input [ Ons:P, 16ns:S ];
        "A/00/04" := input [ 0ns:P, 16ns:S ];
       "A/00/05" := input [ Ons:P, 16ns:S ];
"A/00/06" := input [ Ons:P, 16ns:S ];
"A/00/07" := input [ Ons:P, 16ns:S ];
"A/00/08" := input [ Ons:P, 16ns:S ];
        "A/00/09" := input [ Ons:P, 16ns:S ];
        "A/00/10" := input [ Ons:P, 16ns:S ];
        "A/00/11" := input [ Ons:P, 16ns:S ];
       "A/01/46" := output [ 0ns:Q'edge ];
"A/01/47" := output [ 0ns:Q'edge ];
"A/01/48" := output [ 0ns:Q'edge ];
        "A/01/49" := output [ Ons:Q'edge ];
        "A/01/50" := output [ 0ns:Q'edge ];
        "A/01/51" := output [ Ons:Q'edge ];
        "A/01/52" := output [ 0ns:Q'edge ];
        "A/01/53" := output [ Ons:Q'edge ];
        "A/01/54" := output [ 0ns:Q'edge ];
end
timeplate "test_cycle_IOWRAP" period 80ns
    "A/00/00" := input [ 0ns:S ];
    "A/00/01" := input [ 0ns:S ];
        "A/00/02" := input [ 0ns:S ];
        "A/00/03" := input [ Ons:S ];
       "A/01/51" := output [ 0ns:X, 72ns:Q'edge ];
"A/01/52" := output [ 0ns:X, 72ns:Q'edge ];
"A/01/53" := output [ 0ns:X, 72ns:Q'edge ];
"A/01/54" := output [ 0ns:X, 72ns:Q'edge ];
end
##********************
                            DEFINE SCAN STATES
                                                                             ##
##********************
scanstate
 "SS.1.1.1.2.1.1.1" :=
        "SS.1.1.1.2.\overline{1}.\overline{5}.1" :=
        "SS.1.1.1.2.\overline{2}.\overline{1}.1" :=
        "MREG 1 IOWRAP" ( 1011010001100001001111011000111100001...) ;
 "SS.1.1.1.2.\overline{2}.\overline{5}.1" :=
        ##********************
```

```
##
                         TEST VECTORS
##****************************
pattern MAIN ( "A/00/A0", "A/00/A1", "A/00/A2", "A/00/A3", "A/00/A4", "A/00/A5", "A/00/A6", "A/00/A7", "A/00/A8", "A/00/A9", "A/00/B0", "A/00/B1", "A/00/B2", "A/00/B3", "A/00/B4", "A/00/B5", "A/00/00":I, "A/00/01":I,
            "A/00/02":I, "A/00/03":I, "A/00/04":I, "A/00/05":I, "A/00/06":I, "A/00/06":I, "A/00/07":I, "A/00/08":I, "A/00/09":I, "A/00/10":I, "A/00/11":I, "A/00/12":I, "A/00/13":I, "A/00/14":I, "A/00/15":I, "A/00/16":I,
            "A/01/37":0, "A/01/39":0, "A/01/40":0, "A/01/41":0, "A/01/42":0, "A/01/43":0, "A/01/44":0, "A/01/45":0, "A/01/46":0, "A/01/47":0, "A/01/48":0, "A/01/49":0, "A/01/50":0, "A/01/51":0, "A/01/52":0,
            "A/01/53":0, "A/01/54":0)
##*******************
##
                                                             ##
##***************
## Processing the Static: EVENT 1.1.1.1.1.1: Stim PI:
  vector ( +, "test_cycle_IOWRAP" ) := [
      ##********************
##
##***********
## Processing the Static: EVENT 1.1.1.2.1.1.1: Scan Load:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
  vector ( +, "test_cycle_IOWRAP" ) = [
     0 0 1 1 0 1 1 X X 0 1 0 0 X 0 X
      ----1;
## Inserted the Scan Sequence: Scan Sequence
  scan ( +, "scan cycle" ) := [
       0 0 0 0 0 1 1 X X 0 1 0 0 X 0 -
      input [ "MREG 1 IOWRAP" : "SS.1.1.1.2.1.1.1" ] ;
## Processing the Static: EVENT 1.1.1.2.1.2.1: Stim PI:
## Processing the Static: EVENT 1.1.1.2.1.3.1: Stim PI:
## Processing the Static: EVENT 1.1.1.2.1.4.1: Pulse:
  vector ( +, "test_cycle_IOWRAP" ) := [
      1 1 1 1 0 1 0 0 X 1 1 0 0 0 1 1
      ## Processing the Static: EVENT 1.1.1.2.1.5.1: Skewed Scan Unload:
```

```
##***********************
## TEST SEQUENCE...... 2 TYPE......normal
##***********
## Processing the Static: EVENT 1.1.1.2.2.1.1: Scan Load: ( Overlap is in Effect
) ## Inserted the Scan Sequence: Scan_Preconditioning_Sequence vector ( +, "test_cycle_IOWRAP" ) := [
     0 0 1 1 0 1 <u>1</u> 0 x <del>0</del> 1 0 0 0 0 1
    X
## Inserted the Scan Sequence: Skewed Unload Sequence
 vector ( +, "test cycle IOWRAP" ) := [
     0 0 0 1 0 1 <del>1</del> 0 x <del>0</del> 1 0 0 0 0 1
    -----1;
## Inserted the Scan Sequence: Scan Sequence
 scan ( +, "scan cycle" ) := [
     0 0 0 0 0 1 <u>1</u> 0 x 0 1 0 0 0 0 -
    input [ "MREG 1 IOWRAP" : "SS.1.1.1.2.2.1.1" ] ,
     output [ "MREG 1 IOWRAP" : "SS.1.1.1.2.1.5.1" ] ;
## Processing the Static: EVENT 1.1.1.2.2.2.1: Stim PI:
## Processing the Static: EVENT 1.1.1.2.2.3.1: Stim PI:
## Processing the Static: EVENT 1.1.1.2.2.4.1: Pulse:
 -----1;
## Processing the Static: EVENT 1.1.1.2.2.5.1:
Skewed Scan UnloadSkewed Scan Unload:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
 vector ( +, "test_cycle_IOWRAP" ) := [
     0 0 1 1 0 1 1 1 X 0 1 0 0 1 0 1
    ----1;
## Inserted the Scan Sequence: Skewed Unload Sequence
 vector ( +, "test cycle IOWRAP" ) := [
     0 0 0 1 0 1 <del>1</del> 1 x <del>0</del> 1 0 0 1 0 1
     Χ
## Inserted the Scan Sequence: Scan Sequence
     (+, "scan_cycle") := [
0 0 0 0 0 1 1 1 X 0 1 0 0 1 0 1
     -----;
     output [ "MREG 1 IOWRAP" : "SS.1.1.1.2.2.5.1" ] ;
## Inserted final non-scan Pattern
 vector ( +, "test_cycle_IOWRAP" ) := [
     0 0 1 1 0 1 <del>1</del> 1 x <del>0</del> 1 0 0 1 0 x
```

WGL Pattern Data Examples

end end

### **WGL Shorted Nets Test Example**

The following is an example of a WGL shorted nets test.

```
##********************
                      WGL VECTOR FILE
 Encounter (TM) Test and Diagnostics 3.0 Apr 01, 2005 (linux24 TDA30)
##***************
                                                     ##
 ##
##
                                                     ##
##
##
  PROJECT NAME.....asp
                                                     ##
##
                                                     ##
  TESTMODE.....IOWRAP
                                                     ##
##
##
                                                     ##
  TDR.....TBAdvent
##
##
                                                     ##
##
  TEST PERIOD......80
                          TEST STROBE TYPE.....edge
                                                     ##
  TEST PULSE WIDTH.....8
                          TEST TIME UNITS.....ns
                                                     ##
                                                     ##
##
  TEST PI OFFSET.....0
  TEST BIDI OFFSET.....0
                                                     ##
  TEST STROBE OFFSET.....72
                          X VALUE....X
##
                                                     ##
                                                     ##
##
                          SCAN STROBE TYPE.....edge
##
  SCAN PERIOD......80
  SCAN PULSE WIDTH.....8
##
                          SCAN TIME UNITS.....ns
 SCAN PI OFFSET.....16
                                                     ##
  SCAN BIDI OFFSET.....16
                                                     ##
  SCAN STROBE OFFSET.....0
                          SCAN OVERLAP.....yes
                                                     ##
##
                                                     ##
                                                     ##
  ##
                                                     ##
  TEST SECTION.....2
                          TEST SECTION TYPE.....IOWRAP shor ##
##
  TESTER TERMINATION.....0
                          TERMINATION DOMINATION....tester
##*******************
waveform "WGL.IOWRAP.IOWRAP shorted nets 2*logn.ex1.ts2"
     include "WGL.IOWRAP.signals";
##*******************************
         TIMING DEFINITIONS
                                                     ##
##
##************************
timeplate "scan cycle" period 80ns
     "A/00/00" := input [ 0ns:P, 16ns:S ];
     "A/00/01" := input [ Ons:P, 16ns:S ];
     "A/00/02" := input [ Ons:P, 16ns:S ];
     "A/01/51" := output [ 0ns:Q'edge ];
     "A/01/52" := output [ 0ns:Q'edge ];
     "A/01/53" := output [ Ons:Q'edge ];
     "A/01/54" := output [ 0ns:Q'edge ];
```

```
end
timeplate "test cycle IOWRAP" period 80ns
         "A/00/00" := input [ 0ns:S ];
"A/00/01" := input [ 0ns:S ];
         "A/00/02" := input [ 0ns:S ];
         "A/00/03" := input [ Ons:S ];
        "A/01/51" := output [ 0ns:X, 72ns:Q'edge ];
"A/01/52" := output [ 0ns:X, 72ns:Q'edge ];
"A/01/53" := output [ 0ns:X, 72ns:Q'edge ];
"A/01/54" := output [ 0ns:X, 72ns:Q'edge ];
end
##*******************
                                 DEFINE SCAN STATES
##*******************************
scanstate
 "SS.1.2.1.2.1.1.1" :=
         11001\overline{0}0\overline{1}101010101000101010010);
 "SS.1.2.1.2.1.5.1" :=
         "SS.1.2.1.3.1.1.1" :=
         "MREG 1 IOWRAP" ( 0110110110011100111100100110110011100...) ;
 "SS.1.2.1.16.1.5.1" :=
         "MREG 1 IOWRAP" ( 000000000000000011000110011100000000111...) ;
 "SS.1.2.1.17.1.1.1" :=
         "MREG 1 IOWRAP" ( 10001010111101100111010010110001110101101...);
 "SS.1.2.1.17.1.5.1" :=
         end
##********************
                                   TEST VECTORS
pattern MAIN ( "A/00/A0", "A/00/A1", "A/00/A2", "A/00/A3", "A/00/A4", "A/00/A5", "A/00/A6", "A/00/A7", "A/00/A8", "A/00/A9", "A/00/B0", "A/00/B1", "A/00/B2", "A/00/B3", "A/00/B4", "A/00/B5", "A/00/00":I, "A/00/01":I, "A/00/02":I, "A/00/03":I, "A/00/04":I, "A/00/05":I, "A/00/06":I, "A/00/07":I, "A/00/08":I, "A/00/09":I, "A/00/11":I,
                "A/01/33":0, "A/01/34":0, "A/01/35":0, "A/01/36":0, "A/01/37":0, "A/01/39":0, "A/01/40":0, "A/01/41":0, "A/01/42":0, "A/01/43":0, "A/01/44":0, "A/01/45":0, "A/01/46":0, "A/01/47":0, "A/01/48":0, "A/01/49":0, "A/01/50":0, "A/01/51":0, "A/01/52":0, "A/01/53":0,
                 "A/01/54":0 )
##*********************
## TESTER LOOP.....1
                                           PROCEDURES HAVE MEMORY....no
```

```
##
##*****************
## Processing the Static: EVENT 1.2.1.1.1.1: Stim_PI:
 vector ( +, "test_cycle_IOWRAP" ) := [
    X 0 1 1 0 X \overline{X} \overline{X} X \overline{X} X X X
    ##*********************
## Processing the Static: EVENT 1.2.1.2.1.1: Scan Load:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
 vector ( +, "test_cycle_IOWRAP" ) = [
     0 0 1 1 0 1 1 X X 0 1 0 0 X 0 X
    ## Inserted the Scan Sequence: Scan Sequence
    ( +, "scan cycle" ) := [
    0 0 0 0 0 1 <u>1</u> x x 0 1 0 0 x 0 -
    Χ
## Processing the Static: EVENT 1.2.1.2.1. Stim PI:
## Processing the Static: EVENT 1.2.1.2.1.3.1: Stim PI:
## Processing the Static: EVENT 1.2.1.2.1.4.1: Pulse:
 vector ( +, "test cycle IOWRAP" ) := [
    1 1 1 1 0 1 0 1 X 1 1 0 0 0 1 0
    ## Processing the Static: EVENT 1.2.1.2.1.5.1: Skewed Scan Unload:
##************
##*********************
## Processing the Static: EVENT 1.2.1.16.1.5.1: Skewed Scan Unload:
##********************
##************************
## Processing the Static: EVENT 1.2.1.17.1.1: Scan Load: (Overlap is in Effect
) ## Inserted the Scan Sequence: Scan_Preconditioning_Sequence vector ( +, "test_cycle_IOWRAP" ) := [
```

```
0 0 1 1 0 1 1 1 X 0 1 0 0 0 1
     ______;
## Inserted the Scan Sequence: Skewed Unload Sequence
 vector ( +, "test cycle IOWRAP" ) := [
     0 0 0 1 0 1 <del>1</del> 1 x <del>0</del> 1 0 0 0 0 1
     _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ 1:
## Inserted the Scan Sequence: Scan Sequence
 scan (+, "scan_cycle") := [
    0 0 0 0 0 1 1 1 X 0 1 0 0 0 0 -
     input [ "MREG 1 IOWRAP" : "SS.1.2.1.17.1.1.1" ] ,
     output [ "MREG 1 IOWRAP" : "SS.1.2.1.16.1.5.1" ] ;
## Processing the Static: EVENT 1.2.1.17.1.2.1: Stim_PI:
## Processing the Static: EVENT 1.2.1.17.1.3.1: Stim_PI:
## Processing the Static: EVENT 1.2.1.17.1.4.1: Pulse:
 vector ( +, "test cycle IOWRAP" ) := [
     1 1 1 1 0 1 0 1 x 1 1 0 0 1 1 0
     ----1;
## Processing the Static: EVENT 1.2.1.17.1.5.1: Skewed Scan Unload:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
 -----;
## Inserted the Scan Sequence: Skewed Unload Sequence
 vector ( +, "test cycle IOWRAP" ) := [
     0 0 0 1 0 1 <del>1</del> 1 x <del>0</del> 1 0 0 1 0 0
     ## Inserted the Scan Sequence: Scan Sequence
  scan ( +, "scan cycle" ) := [
     0 0 0 0 1 1 1 x 0 1 0 0 1 0 0
     output [ "MREG 1 IOWRAP" : "SS.1.2.1.17.1.5.1" ] ;
## Inserted final non-scan Pattern
 vector ( +, "test_cycle_IOWRAP" ) := [
     0 0 1 1 0 1 1 1 X 0 1 0 0 1 0 X
     -----::
end end
```

# **WGL Pattern Data Examples for Macro Tests**

This section provides examples of WGL format which are typical for all Macro tests.

## **WGL Macro Signals File**

The following is an example of the WGL Macro signals file.

```
##************************
##
                      WGL SIGNALS FILE
  Encounter(TM) Test and Diagnostics 3.0.Dev Apr 08, 2005 (linux24 TDA30)
##***********************
##
                                                       ##
##
## PROJECT NAME.....asp
                                                       ##
                                                       ##
##
  TESTMODE......MACRO
                                                        ##
                                                        ##
##
  TDR......TBAdvent
                                                        ##
                                                        ##
##
                                                        ##
##
  TEST PERIOD.....80
                            TEST STROBE TYPE.....edge
  TEST PULSE WIDTH.....8
                            TEST TIME UNITS.....ns
##
  TEST PI OFFSET.....0
                                                        ##
  TEST BIDI OFFSET.....0
                                                        ##
  TEST STROBE OFFSET.....72
                           X VALUE....X
                                                        ##
##
                                                       ##
##
##
  SCAN PERIOD.....80
                            SCAN STROBE TYPE....edge
                                                       ##
  SCAN PULSE WIDTH.....8
                            SCAN TIME UNITS.....ns
                                                       ##
  SCAN PI OFFSET.....16
                                                       ##
  SCAN BIDI OFFSET.....16
                                                       ##
  SCAN STROBE OFFSET.....0
                           SCAN OVERLAP.....yes
                                                       ##
##****************
signal
"A/00/00": bidir; ## pinName = A/00/00; tf = BDY BDY BIDI; testOffset = 0;
scanOffset = 16;
"A/00/01" : bidir; ## pinName = A/00/01; tf = BIDI ; testOffset = 0; scanOffset
"A/00/02" : bidir; ## pinName = A/00/02; tf = BIDI ; testOffset = 0; scanOffset
"A/00/03" : bidir; ## pinName
= A/00/03; tf = BIDI; testOffset = 0; scanOffset = 16;
"A/01/52" : bidir;
                 ## pinName = A/01/52; tf = BIDI; testOffset
= 0; scanOffset = 16;
"A/01/53" : bidir;
                 ## pinName = A/01/53; tf
= BIDI ; testOffset = 0; scanOffset = 16;
```

WGL Pattern Data Examples

```
"A/01/54" : bidir;
                        ## pinName = A/01/54; tf = BIDI; testOffset = 0; scanOffset
= 16;
"A/01/38" : output;
                       ## pinName = A/01/38; tf = SO BDY ;
end
scancell
         "CYCLE COUNT.REG.0000100.slave";
         "CYCLE COUNT.REG.0000101.slave";
         "CYCLE COUNT.REG.0000102.slave";
         "CYCLE COUNT.REG.0000103.slave";
         "CYCLE COUNT.REG.0000104.slave";
         "CYCLE_COUNT.REG.0000105.slave";
         "CYCLE_COUNT.REG.0000106.slave";
"CYCLE_COUNT.REG.0000107.slave";
"CYCLE_COUNT.REG.0000108.slave";
         "CYCLE COUNT.REG.0000109.slave";
         "DATA REG1.REG.0000100.slave";
         "DATA REG1.REG.0000101.slave";
         "DATA REG1.REG.0000102.slave";
         "SLEEP REG2.REG.0000103.slave";
         "SLEEP REG.REG.0000100.slave";
         "SLEEP_REG.REG.0000101.slave";
"SLEEP_REG.REG.0000102.slave";
         "SLEEP REG.REG.0000103.slave";
end
scanchain
 "MREG 1 MACRO"
         "A/00/B5",
         "SLEEP_REG.REG.0000100.slave",
"SLEEP_REG.REG.0000101.slave",
"SLEEP_REG.REG.0000102.slave",
         "SLEEP REG.REG.0000103.slave"
         "SLEEP REG2.REG.0000100.slave",
         "DATA REG3.REG.0000103.slave",
         "DATA REG3.REG.0000104.slave"
         "DATA REG3.REG.0000105.slave"
         "DATA REG3.REG.0000106.slave"
         "DATA REG3.REG.0000107.slave"
         "DATA REG3.REG.0000108.slave",
         "A/01\overline{7}38"
end
```

## **WGL Macro Test Example**

The following is an example of a WGL Macro test.

```
##
  ##
                                                                ##
##
   PROJECT NAME.....asp
                                                                ##
##
                                                                ##
                                                                ##
##
   TESTMODE......MACRO
##
                                                                ##
##
   TDR......TBAdvent
##
                                                                ##
                                TEST STROBE TYPE....edge
  TEST PERIOD......80
                                                                ##
##
  TEST PULSE WIDTH.....8
                                TEST TIME UNITS.....ns
##
                                                                ##
                                                                ##
##
   TEST PI OFFSET........
   TEST BIDI OFFSET.....0
                                                                ##
##
##
   TEST STROBE OFFSET.....72
                                X VALUE....X
                                                                ##
                                                                ##
##
                                SCAN STROBE TYPE.....edge
##
  SCAN PERIOD.....80
                                                                ##
  SCAN PULSE WIDTH.....8
##
                                SCAN TIME UNITS.....ns
                                                                ##
  SCAN PI OFFSET.....16
                                                                ##
## SCAN BIDI OFFSET.....16
                                                                ##
  SCAN STROBE OFFSET.....0
                             SCAN OVERLAP.....yes
                                                                ##
##
                                                                ##
##
  EXPERIMENT.....1
                                                                ##
##
                                                                ##
                                TEST SECTION TYPE.....macro
  TEST SECTION.....1
                                                                ##
##
  TESTER TERMINATION . . . . none
                                TERMINATION DOMINATION....unknown
##
##********************
##
                                                                ##
##
   This Test Section has not been simulated.
                                                                ##
                                                                ##
##****************
waveform "WGL.MACRO.macro.ex1.ts1"
      include "WGL.MACRO.signals";
##*********************
                    TIMING DEFINITIONS
##***************
timeplate "scan cycle" period 80ns
      "A/00/00" := input [ Ons:P, 16ns:S ];
"A/00/01" := input [ Ons:P, 16ns:S ];
"A/00/02" := input [ Ons:P, 16ns:S ];
"A/00/03" := input [ Ons:P, 16ns:S ];
      "A/01/51" := output [ 0ns:Q'edge ];
      "A/01/52" := output [ 0ns:Q'edge ];
      "A/01/53" := output [ Ons:Q'edge ];
"A/01/54" := output [ Ons:Q'edge ];
end
timeplate "test cycle MACRO" period 80ns
      "A/00/0\overline{0}" := \overline{i}nput [ 0ns:S ];
      "A/00/01" := input [ Ons:S ];
      "A/00/02" := input [ Ons:S ];
      "A/00/03" := input [ Ons:S ];
      "A/01/51" := output [ Ons:X, 72ns:Q'edge ];
```

```
"A/01/52" := output [ 0ns:X, 72ns:Q'edge ];
"A/01/53" := output [ 0ns:X, 72ns:Q'edge ];
"A/01/54" := output [ 0ns:X, 72ns:Q'edge ];
end
##********************
##
                   DEFINE SCAN STATES
##****************************
scanstate
end
##***********************
                  TEST VECTORS
##
                                                   ##
##***********************
pattern MAIN ( "A/00/A0", "A/00/A1", "A/00/A2", "A/00/A3", "A/00/A4", "A/00/A5", "A/00/A6", "A/00/A6", "A/00/A8", "A/00/A9", "A/00/B0", "A/00/B1", "A/00/B2", "A/00/B3", "A/00/B4", "A/00/B5",
          "A/01/33":0, "A/01/34":0, "A/01/35":0, "A/01/36":0, "A/01/37":0,
          "A/01/39":0, "A/01/40":0, "A/01/41":0, "A/01/42":0, "A/01/43":0, "A/01/44":0, "A/01/45":0, "A/01/46":0, "A/01/47":0, "A/01/48":0, "A/01/49":0, "A/01/50":0, "A/01/51":0, "A/01/52":0, "A/01/53":0,
          "A/01/54":0 )
##********************
##
                                                   ##
                                                   ##
                                                   ##
##*********************
## Processing the Static: EVENT 1.1.1.1.1.1: Stim PI:
  ##*****************************
##******************
## Processing the Static: EVENT 1.1.1.2.1.1.1: Stim PI:
  vector ( +, "test cycle MACRO" ) := [
     0 0 1 1 0 0 X X X 0 X 0 0 X 1 X
     ##*********************
## Processing the Dynamic Pattern as a Static: EVENT 1.1.1.3.1.1.1: Stim PI:
```

```
## Processing the Dynamic Pattern as a Static: EVENT 1.1.1.3.1.1.2: Pulse:
  vector ( +, "test_cycle_MACRO" ) := [
     0 0 1 1 0 0 X 1 X 0 X 0 0 X 0 X
      vector ( +, "test cycle MACRO" ) := [
      0 \ 0 \ 1 \ 1 \ 0 \ 0 \ \overline{X} \ \overline{1} \ X \ \overline{0} \ X \ 0 \ 0 \ X \ 1 \ X
      vector ( +, "test_cycle_MACRO" ) := [ 0 0 1 1 0 0 \overline{X} 1 \overline{X} 0 \overline{X} 0 0 0 \overline{X} 0 \overline{X}
      vector ( +, "test cycle MACRO" ) := [
      0 \ 0 \ 1 \ 1 \ 0 \ 0 \ \overline{X} \ \overline{1} \ X \ \overline{0} \ X \ 0 \ 0 \ X \ 1 \ X
      ##*****************
##****************************
## Processing the Static: EVENT 1.1.1.9.1.1: Measure PO:
  vector ( +, "test cycle MACRO" ) := [
      0 \ 0 \ 1 \ 1 \ 0 \ 0 \ \overline{X} \ \overline{1} \ X \ \overline{0} \ 1 \ 0 \ 0 \ X \ 1 \ X
     Χ
      ##****************************
##
##*************
## Processing the Dynamic Pattern as a Static: EVENT 1.1.1.10.1.1.1: Stim PI:
  vector ( +, "test_cycle MACRO" ) := [
      0 \ 0 \ 1 \ 1 \ 0 \ 0 \ \overline{X} \ \overline{0} \ X \ \overline{0} \ 1 \ 0 \ 0 \ X \ 1 \ X
      ## Inserted final non-scan Pattern
  vector ( +, "test cycle MACRO" ) := [
      0 \ 0 \ 1 \ 1 \ 0 \ 0 \ \overline{X} \ \overline{0} \ X \ \overline{0} \ 1 \ 0 \ 0 \ X \ 1 \ X
      end end
```

## **Timed Dynamic WGL Pattern Data Examples**

This section provides examples of WGL format which are typical for all timed dynamic tests.

### **WGL Timed Signals File**

The following is an example of a WGL timed signals file.

```
##********
                                     WGL SIGNALS FILE
## Encounter(TM) Test and Diagnostics 3.0 Apr 08, 2005 (linux24 TDA30)
                                                                                               ##
   ##
                                                                                               ##
                                                                                               ##
   PROJECT NAME.....mbi
                                                                                               ##
    TESTMODE......SP WAFER AC
                                                                                               ##
                                                                                               ##
    TDR.....TBAdvantdynamic
                                                                                               ##
##
    TEST PERIOD.....80
                                               TEST STROBE TYPE....edge
##
   TEST PULSE WIDTH.....8
                                               TEST TIME UNITS.....ns
                                                                                               ##
## TEST PI OFFSET.....0
                                                                                               ##
    TEST BIDI OFFSET.....0
                                                                                               ##
    TEST STROBE OFFSET.......72
                                               X VALUE....X
                                                                                               ##
##
                                                                                               ##
b## SCAN PERIOD.....80
                                                SCAN STROBE TYPE....edge
                                          SCAN STROBE TYPE.....ed
## SCAN PULSE WIDTH.....8
                                                                                               ##
## SCAN PI OFFSET.....16
                                                                                               ##
   SCAN BIDI OFFSET.....16
                                                                                               ##
   SCAN STROBE OFFSET.....0
                                              SCAN OVERLAP.....yes
##********************
signal
"A0180": bidir; ## pinName = A0180; tf = BIDI; testOffset = 0; scanOffset = 16; "A0181": bidir; ## pinName = A0181; tf = BIDI; testOffset = 0; scanOffset = 16; "A0182": bidir; ## pinName = A0182; tf = BIDI; testOffset = 0; scanOffset = 16; "A0183": bidir; ## pinName = A0183; tf = BIDI; testOffset = 0; scanOffset = 16; "A0184": bidir; ## pinName = A0184; tf = BIDI; testOffset = 0; scanOffset = 16; "A0184": bidir; ## pinName = A0184; tf = BIDI; testOffset = 0; scanOffset = 16;
"A0185" : bidir; ## pinName = A0185; tf = BIDI ; testOffset = 0; scanOffset = 16;
"A0186" : bidir; ## pinName = A0186; tf = BIDI ; testOffset = 0; scanOffset = 16;
"A0187" : bidir; ## pinName = A0187; tf = BIDI ; testOffset = 0; scanOffset = 16;
"A0188": bidir; ## pinName = A0188; tf = BIDI; testOffset = 0; scanOffset = 16; "A0189": bidir; ## pinName = A0189; tf = BIDI; testOffset = 0; scanOffset = 16; "A0190": bidir; ## pinName = A0190; tf = BIDI; testOffset = 0; scanOffset = 16;
 "A0175" : output; ## pinName = A0175; tf = BDY ;
         "A0176": output; ## pinName = A0176; tf = SO; 
"A0177": output; ## pinName = A0177; 
"A0178": output; ## pinName = A0178; 
"A0179": output; ## pinName = A0179;
end
```

```
scancell
             "$blk_MBAA0B0.$blk_0000100.$blk_slave";
"$blk_MBAA1A4.$blk_0000100.$blk_slave";
"$blk_MBAA1A6.$blk_0000100.$blk_slave";
             "$blk MBAA1AX.$blk 0000100.$blk slave";
             "$blk MBAA1AY.$blk 0000100.$blk slave";
             "$blk MBAA1BN.$blk 0000100.$blk slave";
             "$blk_MBAENBE.$blk_0000100.$blk_slave";
"$blk_MBAENBF.$blk_0000100.$blk_slave";
"$blk_MBAENBG.$blk_0000100.$blk_slave";
             "$blk MBAENBH.$blk 0000100.$blk slave";
             "$blk MBAENBI.$blk 0000100.$blk slave";
end
scanchain
 "MREG 1 SP WAFER AC" [
             <u>"</u>C0<u>1</u>70",
             "$blk_MBADUBS.$blk_0000100.$blk_slave",
"$blk_MBAD0A7.$blk_0000100.$blk_slave",
"$blk_MBAD6AH.$blk_0000100.$blk_slave",
             "$blk MBADTAU.$blk 0000100.$blk slave",
             "$blk MBADVBP.$blk 0000100.$blk slave",
             "$blk MBADTAL.$blk 0000100.$blk slave",
             "$blk MBAD3BN.$blk 0000100.$blk slave",
             "$blk MBAEIAC.$blk 0000100.$blk slave",
             "$blk_MBAEDA3.$blk_0000100.$blk_slave", "$blk_MBAEGA6.$blk_0000100.$blk_slave",
             "A0174"
"MREG_2_SP_WAFER_AC" [
             "C\overline{0}161",
             "$blk_MBAAIBT.$blk_0000100.$blk_slave",
"$blk_MBAA1BN.$blk_0000100.$blk_slave",
"$blk_MBAABBD.$blk_0000100.$blk_slave",
"$blk_MBAA3A3.$blk_0000100.$blk_slave",
             "$blk MBAENA3.$blk 0000100.$blk slave",
             "$blk MBAENAK.$blk 0000100.$blk slave",
             "$blk_MBAENAG.$blk_0000100.$blk_slave",
"$blk_MBAEMBZ.$blk_0000100.$blk_slave",
"$blk_MBAENAJ.$blk_0000100.$blk_slave",
"$blk_MBAEMB1.$blk_0000100.$blk_slave",
             "A0176"
             ];
end
```

WGL Pattern Data Examples

### **WGL Timed Logic Test Example**

The following is an example of a WGL timed logic test.

```
##********************
                       WGL VECTOR FILE
  Encounter (TM) Test and Diagnostics 3.0 Apr 08, 2005 (linux24 TDA30)
##********************************
##
                                                        ##
  ##
                                                        ##
##
 PROJECT NAME.....mbi
                                                        ##
                                                        ##
                                                        ##
## TESTMODE......SP WAFER AC
                                                        ##
##
##
  TDR.....TBAdvantdynamic
                                                        ##
                                                        ##
##
  TEST PERIOD.....80
                            TEST STROBE TYPE....edge
                                                        ##
  TEST PULSE WIDTH.....8
                           TEST TIME UNITS.....ns
                                                        ##
##
  TEST PI OFFSET.....0
##
  TEST BIDI OFFSET.....0
  TEST STROBE OFFSET.....72
                           X VALUE....X
                                                        ##
                                                        ##
##
## SCAN PERIOD......80 SCAN STROBE TYPE.....edge
## SCAN PULSE WIDTH.....8 SCAN TIME UNITS.....ns
                                                        ##
                                                        ##
  SCAN PI OFFSET.....16
##
                                                        ##
  SCAN BIDI OFFSET.....16
                                                        ##
  SCAN STROBE OFFSET.....0
                           SCAN OVERLAP.....yes
                                                        ##
##
                                                        ##
##
  EXPERIMENT.....2
                           TEST SECTION TYPE.....logic
  TEST SECTION.....1
                                                        ##
  TESTER TERMINATION.....0
                            TERMINATION DOMINATION....tester
                                                        ##
##*******************
waveform "WGL.SP WAFER AC.logic.ex2.ts1"
     include "WGL.SP WAFER AC.signals";
##********************
               TIMING DEFINITIONS
##**********************
"A0183" := input [ Ons:P, 16ns:S ];
     "C0168" := output [ 0ns:Q'edge ];
     "C0169" := output [ Ons:Q'edge ];
"C0170" := output [ Ons:Q'edge ];
end
timeplate "test cycle stimclks" period 80ns
     "A0180" := input [ Ons:S ];
     "A0181" := input [ 0ns:S ];
     "A0182" := input [ Ons:S ];
```

```
"A0183" := input [ Ons:S ];
          "C0167" := output [ 0ns:X, 72ns:Q'edge ];
          "C0168" := output [ 0ns:X, 72ns:Q'edge ];
          "C0169" := output [ Ons:X, 72ns:Q'edge ];
"C0170" := output [ Ons:X, 72ns:Q'edge ];
end
timeplate "test_cycle_stimclks" period 80ns
    "A0180" := input [ 0ns:S ];
    "A0181" := input [ 0ns:S ];
    "A0182" := input [ 0ns:S ];
          "A0183" := input [ Ons:S ];
          "C0167" := output [ 0ns:X, 72ns:Q'edge ];
          "C0168" := output [ Ons:X, 72ns:Q'edge ];
"C0169" := output [ Ons:X, 72ns:Q'edge ];
"C0170" := output [ Ons:X, 72ns:Q'edge ];
end
timeplate "test cycle SP WAFER AC" period 80ns
          "A0180" := input [ 0ns:S ];
          "A0181" := input [ Ons:S ];
          "A0182" := input [ Ons:S ];
          "A0183" := input [ Ons:S ];
          "C0167" := output [ Ons:X, 72ns:Q'edge ];
"C0168" := output [ Ons:X, 72ns:Q'edge ];
"C0169" := output [ Ons:X, 72ns:Q'edge ];
          "C0170" := output [ 0ns:X, 72ns:Q'edge ];
end
timeplate "TBautoLogicSeq1_20001221220437 0" period 25000.000000 ps
          "A0180" := input [ Ops:S ];
"A0181" := input [ Ops:S ];
          "A0182" := input [ Ops:S ];
          "A0183" := input [ 0ps:S ];
          "C0168" := output [ Ops:X ];
          "C0169" := output [ 0ps:X ];
          "C0170" := output [ 0ps:X ];
     ***********************
##**
                                      DEFINE SCAN STATES
##
##****************
scanstate
## The Following is StimLatchExtra A.
 "SS.2.1.1.2.1.1.1" :=
 "MREG_2_SP_WAFER_AC" ( 0010101000110100111100101011010100000110...1)
"MREG_1_SP_WAFER_AC" ( 001110110100010010010101010010001001...1)
"SS.2.1.1.2.1.4.1" :=
          "MREG 1 SP WAFER AC" ( 101010111101001011110101010001001000001000...1)
```

```
"MREG 2 SP WAFER AC" ( 000001001001001101100101100011010101110...1)
## The Following is StimLatchExtra A.
"SS.2.1.1.3.1.1.1" :=
     "SS.2.1.1.3.\overline{1}.\overline{4}.1\overline{"} :=
      "MREG 1 SP WAFER AC" ( 11100100111000110010001000101111110001100...1)
      "MREG_2_SP_WAFER_AC" ( 0011000010010000101000110011001100111...1)
## The Following is StimLatchExtra A.
"SS.2.1.1.130.28.1.1" :=
     "MREG 2 SP WAFER AC" ( 0000100010111100101010100100100111000...1)
     "SS.2.1.1.13\overline{0}.\overline{2}8.\overline{5}.1" :=
      "MREG_2_SP_WAFER_AC" ( 00101000000100110000001011100100011011100...1)
end
##********************
                   TEST VECTORS
                                                        ##
##****************
pattern MAIN ( "A01A0", "A01A1", "A01A2", "A01A3", "A01A4", "A01A5", "A01A6", "A01A7", "A01A8", "A0180":I, "A0181":I, "A0182":I, "A0183":I,
           "A0184":I, "A0185":I, "A0186":I, "A0187":I, "A0188":I, "A0189":I,
          "C0147":0, "C0148":0, "C0149":0, "C0150":0, "C0151":0, "C0152":0, "C0153":0, "C0154":0, "C0155":0, "C0156":0, "C0157":0, "C0158":0, "C0159":0, "C0160":0, "C0161":0, "C0162":0, "C0163":0, "C0164":0, "C0165":0, "C0166":0, "C0167":0, "C0168":0, "C0169":0, "C0170":0)
##********************
##
                                                       ##
##******************
## Processing the Static: EVENT 2.1.1.1.1.1: Stim PI:
  vector ( +, "test cycle SP WAFER AC" ) := [
     ##*********************
##****************************
## Processing the Static: EVENT 2.1.1.2.1.1.1: 1 froSkewed Scan Load:
## Inserted the Scan Sequence: Scan Preconditioning Sequence
  vector ( +, "test_cycle_SP_WAFER_\(\overline{A}C\)" ) := [
0 X X X 0 0 1 0 0
```

```
vector ( +, "test_cycle_SP_WAFER_AC" ) := [
   0 X X X 0 0 1 0 0
   ## Inserted the Scan Sequence: Scan Sequence
 scan ( +, "scan cycle" ) := [
   1 \times \times \times 0 \ 0 \ \overline{1} \ 0 \ 0
   input [ "MREG 2 SP WAFER AC" : "SS.2.1.1.2.1.1.1" ] ,
   input [ "MREG 1 SP WAFER AC" : "SS.2.1.1.2.1.1.1" ] ;
## Inserted the Scan Sequence: Skewed Load Sequence
 vector ( +, "test cycle SP WAFER AC" ) := [
   0 \times \times \times 0 0 \overline{1} \overline{0} 0
   ## Processing the Static: EVENT 2.1.1.2.1.2.1: Stim PI:
 vector ( +, "test cycle SP WAFER AC" ) := [
   0 \times X \times X \quad 0 \quad 0 \quad \overline{1} \quad \overline{0} \quad 0
   -----;
## Processing the Dynamic Timed: EVENT 2.1.1.2.1.3.1: Pulse:
## Processing the Dynamic Timed: EVENT 2.1.1.2.1.3.2: Pulse:
 vector ( +, "TBautoLogicSeq43 20001221221553 0" ) := [
   0 X X X 0 0 1 0 0
   -----;
## Processing the Static: EVENT 2.1.1.2.1.4.1: Skewed Scan Unload:
##*********************
##********************
## Processing the Static: EVENT 2.1.1.130.28.1.1: Skewed Scan Load:
( Overlap is in Effect )
## Inserted the Scan Sequence: Scan Preconditioning Sequence
 vector ( +, "test cycle SP WAFER \overline{A}C" ) := [
   0 \times \times \times 0 \ 0 \ \overline{1} \ 0 \ 0
   vector ( +, "test cycle SP WAFER AC" ) := [
   0 x x x 0 0 1 0 0
   -----;
## Inserted the Scan Sequence: Skewed Unload Sequence
 vector ( +, "test_cycle_SP_WAFER_AC" ) := [
    1 X X X 0 0 1 0 0
```

```
-----;
## Inserted the Scan Sequence: Scan Sequence
  scan ( +, "scan cycle" ) := [
      input [ "MREG_2_SP_WAFER_AC" : "SS.2.1.1.130.28.1.1" ] ,
input [ "MREG_1_SP_WAFER_AC" : "SS.2.1.1.130.28.1.1" ] ,
output [ "MREG_1_SP_WAFER_AC" : "SS.2.1.1.130.27.5.1" ] ,
output [ "MREG_2_SP_WAFER_AC" : "SS.2.1.1.130.27.5.1" ] ;
## Inserted the Scan Sequence: Skewed Load Sequence
  vector ( +, "test cycle SP WAFER AC" ) := [
      0 \times \times \times 0 \quad 0 \quad \overline{1} \quad \overline{0} \quad 0
      ## Inserted final non-scan Pattern
  vector ( +, "test_cycle_SP_WAFER_AC" ) := [
      0 \times \times \times 0 \quad 0 \quad \overline{1} \quad \overline{0} \quad 0
      end end
```

D

# **STIL Pattern Data Examples**

This section provides examples of STIL format which are typical for Deterministic Logic tests, Macro tests, LBIST tests, and ICT tests.

- "Deterministic STIL Pattern Data Examples" on page 261
- "Timed Dynamic STIL Pattern Data Examples" on page 278

## **Deterministic STIL Pattern Data Examples**

This section provides examples of STIL format which are typical for all deterministically derived tests.

### **STIL Deterministic Signals File**

The following is an example of a STIL deterministic signals file.

```
STIL 1.0;
```

```
STIL SIGNALS FILE
  Encounter(TM) Test 2.0.0 Feb 24, 2004 (aix43 64 TDA20)
//
 FILE CREATED......February 24, 2004 at 10:33:48
  PROJECT NAME.....lbc
  TESTMODE.....lssd
  TDR.....dummy tester lssd
  TEST PERIOD.....80
                          TEST STROBE TYPE.....edge
  TEST PULSE WIDTH.....8
                          TEST TIME UNITS.....ns
  TEST PI OFFSET.....0
  TEST BIDI OFFSET.....0
//
  TEST STROBE OFFSET.....72
                         X VALUE....Z
//
//
  SCAN PERIOD.....80
                          SCAN STROBE TYPE....edge
  SCAN PULSE WIDTH.....8
                          SCAN TIME UNITS.....ns
```

```
// SCAN PI OFFSET.....16
                                                                                       //
   SCAN BIDI OFFSET.....16
   SCAN BIDI OFFSET.....0 SCAN OVERLAP.....yes
//
                                 DEFINE SIGNALS
Signals {
                     // pinName = A; tf = -AC ; piEntry = 1; hierIndex = 0; . . .
// pinName = B; tf = -BC ; piEntry = 2; hierIndex = 1; . . .
// pinName = C; tf = -SC ; piEntry = 3; hierIndex = 2; . . .
// pinName = CS; piEntry = 4; hierIndex = 3; flatIndex . . .
        "A" In;
        "B" In;
"C" In;
        "CS" In;
                        // pinName = DO3; poEntry = 3; hierIndex = 19; . . .
// pinName = DO4; poEntry = 4; hierIndex = 20; . . .
// pinName = SO1; poEntry = 5; hierIndex = 21; . . .
// pinName = SO2; poEntry = 7; hierIndex = 23; . . .
         "DO3" Out;
         "DO4" Out;
         "SO1" Out;
         "SO2" Out;
DEFINE SIGNAL GROUPS
SignalGroups {
    "ALLPIS" = '"A"+"B"+"C"+"CS"+"DI1"+"DI2"+"DI3"+"DI4"+"ENABLE1"+"ENABLE2"
             +"ME"+"PS"+"SEL"+"SI1"+"SI2"+"ST1"+"ST2"';
   "ALLPOS" = '"D01"+"D02"+"D03"+"D04"+"S01"+"S02"';
   "ALLIOS" = '"S01 BIDI"+"S02 BIDI"';
   "SI0001 lssd" = '"SI1"' { ScanIn 9; }
   "SI0002 lssd" = '"SI2"' { ScanIn 16; }
   "S00001_lssd" = '"S01_BIDI"' { ScanOut 9; }
"S00002_lssd" = '"S02_BIDI"' { ScanOut 16; }
   "ALLACs lssd" = '"A"';
   "ALLBCs lssd" = '"B"';
   "ALLSIs lssd" = '"SI0001 lssd"+"SI0002 lssd"';
   "ALLSOs lssd" = '"S00001 lssd"+"S00002 lssd"';
   ******************************
                                 DEFINE MACROS
MacroDefs {
   "TEST" { WaveformTable "test cycle";
      Vector {
          "ALLPIS" = %;
          "ALLPOS" = %;
          "ALLIOS" = %; } }
```

STIL Pattern Data Examples

### STIL LSSD Flush Test Example

STIL 1.0;

The following is an example of a STIL LSSD flush test.

```
STIL VECTOR FILE
                    2.0.0 Feb 24, 2004 (aix43 64 TDA20)
//***********************************
//
 FILE CREATED......February 24, 2004 at 10:33:48
//
//
// PROJECT NAME.....lbc
  TESTMODE.....lssd
//
//
//
  TDR.....dummy tester lssd
 TEST PERIOD......80
TEST PULSE WIDTH.....8
TEST PI OFFSET.....0
                        TEST STROBE TYPE.....edge
                        TEST TIME UNITS.....ns
//
//
// TEST BIDI OFFSET.....0
  TEST STROBE OFFSET......Z
//
                                                   //
// SCAN PERIOD......80 SCAN STROBE TYPE.....edge
// SCAN PULSE WIDTH.....8 SCAN TIME UNITS.....ns
// SCAN PI OFFSET.....16
                                                   //
  SCAN PI OFFSET.....16
  SCAN BIDI OFFSET.....16
                        SCAN OVERLAP.....yes
  SCAN STROBE OFFSET.....0
//
// EXPERIMENT.....1
                         DATA FORMAT.....binary
//
  TEST SECTION.....1
//
                        TEST SECTION TYPE.....flush
//
  TESTER TERMINATION.....0
                         TERMINATION DOMINATION....tester
Include "STIL.lssd.signals";
TIMING DEFINITIONS
```

```
Timing {
 WaveformTable "test cycle" { Period '1280ns';
Waveforms {
     "A" { 01ZP { '0ns' P/P/P/D; '8ns' D/U/Z/U; '16ns' D/U/Z/D; } }
     "B" { 01ZP { '0ns' P/P/P/D; '24ns' D/U/Z/U; '32ns' D/U/Z/D; } }
     "C" { 01ZP { '0ns' P/P/P/D; '8ns' D/U/Z/U; '16ns' D/U/Z/D; } }
     "CS" { 01Z { '0ns' D/U/Z; } }
     "DI1" { 01Z { '0ns' D/U/Z; } }
     "DO4" { LHTX { 'Ons' X; '1152ns' L/H/T/X; } }
     "SO1" { LHTX { 'Ons' X; '1152ns' L/H/T/X; } }
     "SO1 BIDI" { LHTX { 'Ons' X; '1152ns' L/H/T/X; } }
     "SO2" { LHTX { 'Ons' X; '1152ns' L/H/T/X; } }
     "SO2 BIDI" { LHTX { 'Ons' X; '1152ns' L/H/T/X; } }
} }
TEST VECTORS
PatternBurst
 MAIN BRST { Termination { "ALLPOS" TerminateLow; "ALLIOS" TerminateLow; }
         PatList { MAIN TEST; } }
PatternExec
 MAIN EXEC { PatternBurst MAIN BRST; }
Pattern
 MAIN TEST {
//***********************//
//
//****************************//
// Processing the Static: EVENT 1.1.1.1.1.1: StimPI:
Macro "TEST" {
     "ALLPIS" = 000
14 Z ;
     "ALLPOS" = XXXXXX;
     "ALLIOS" = ZZ; }
//***************************//
//
// Processing the Static: EVENT 1.1.1.2.1.1.1: StimPI:
// Processing the Static: EVENT 1.1.1.2.1.2.1: StimPI:
//*************************//
//**************************//
```

STIL Pattern Data Examples

```
// Processing the Static: EVENT 1.1.1.2.2.1.1: StimPI:
// Processing the Static: EVENT 1.1.1.2.2.2.1: StimClock:
// Processing the Static: EVENT 1.1.1.2.2.2.2: StimClock:
  Macro "TEŠT" {
        "ALLPIS" = 1100000011100ZZ01;
        "ALLPOS" = XXXXXX;
        "ALLIOS" = ZZ; }
// Processing the Static: EVENT 1.1.1.2.2.2.3: StimPI:
// Processing the Static: EVENT 1.1.1.2.2.2.4: MeasurePO:
"1.1.1.2.2.2":
  Macro "TEST" {
       "ALLPIS" = 11000000111000001;
        "ALLPOS" = XXXXXX;
        "ALLIOS" = LL; }
//************************//
//*************************//
// Processing the Static: EVENT 1.1.1.2.5.1.1: StimClock: // Processing the Static: EVENT 1.1.1.2.5.1.2: StimClock:
  Macro "TEST" {
        "ALLPIS" =
8 0 111000001;
        "ALLPOS" = XXXXXX;
        "ALLIOS" = ZZ; }
// Inserted final non-scan Pattern
  Macro "TEST" {
       "ALLPIS" =
8 0 111000001;
       "ALLPOS" = XXXXXX;
        "ALLIOS" = ZZ; }
```

## **STIL Scan Chain Test Example**

The following is an example of a STIL scan chain test.

```
STIL 1.0;
```

```
STIL VECTOR FILE
Encounter(TM) Test 2.0.0 Feb 24, 2004 (aix43 64 TDA20)
//********************
//
                                                   //
// FILE CREATED.........February 24, 2004 at 10:33:48
                                                   //
//
                                                   //
// PROJECT NAME.....lbc
                                                   //
//
//
  TESTMODE.....lssd
  TDR.....dummy tester lssd
//
                        TEST STROBE TYPE.....edge
TEST TIME UNITS.....ns
// TEST PERIOD......80
// TEST PULSE WIDTH.....8
// TEST PI OFFSET.....0
```

```
// TEST BIDI OFFSET.....0
                                                                //
                           X VALUE.....Z
//
  TEST STROBE OFFSET.....72
//
// SCAN PERIOD......80 SCAN STROBE TYPE.....edge
// SCAN PULSE WIDTH.....8 SCAN TIME UNITS.....ns
// SCAN PI OFFSET.....16
                                                                //
// SCAN BIDI OFFSET.....16
                               SCAN OVERLAP.....yes
// SCAN STROBE OFFSET......
                                                                //
//
                                                                //
  EXPERIMENT.....1
//
                               DATA FORMAT.....binary
                                                                //
                                                                //
//
//
  TEST SECTION.....2
                                TEST SECTION TYPE.....scan
// TESTER TERMINATION.....0
                               TERMINATION DOMINATION....tester
                                                                //
//
                                                                //
//***********************
      Include "STIL.lssd.signals";
TIMING DEFINITIONS
Timing {
  WaveformTable "test cycle" { Period '80ns';
    Waveforms {
"A" { 01ZP { '0ns' P/P/P/D; '8ns' D/U/Z/U; '16ns' D/U/Z/D; } }
      "B" { 01ZP { '0ns' P/P/P/D; '24ns' D/U/Z/U; '32ns' D/U/Z/D; } }
      "C" { 01ZP { 'Ons' P/P/P/D; '8ns' D/U/Z/U; '16ns' D/U/Z/D; } }
      "CS" { 01Z { '0ns' D/U/Z; } }
      "SO1" { LHTX { 'Ons' X; '72ns' L/H/T/X; } }
      "SO1 BIDI" { LHTX { 'Ons' X; '72ns' L/H/T/X; } }
      "SO2" { LHTX { 'Ons' X; '72ns' L/H/T/X; } }
      "SO2 BIDI" { LHTX { 'Ons' X; '72ns' L/H/T/X; } }
} }
  WaveformTable "scan cycle lssd" { Period '80ns';
     Waveforms {
      "A" { 01ZP { '0ns' P/P/P/D; '24ns' D/U/Z/U; '32ns' D/U/Z/D; } }
"B" { 01ZP { '0ns' P/P/P/D; '40ns' D/U/Z/U; '48ns' D/U/Z/D; } }
      "C" { 01ZP { '0ns' P/P/D: '24ns' D/U/Z/U: '32ns' D/U/Z/D: } }
      "SO1" { LHTX { 'Ons' L/H/T/X; } }
      "SO1 BIDI" { LHTX { 'Ons' L/H/T/X; } }
"SO2" { LHTX { 'Ons' L/H/T/X; } }
"SO2_BIDI" { LHTX { 'Ons' L/H/T/X; } }
} }
//**************************//
                     TEST VECTORS
//
PatternBurst
MAIN BRST { Termination { "ALLPOS" TerminateLow; "ALLIOS" TerminateLow; }
            PatList { MAIN TEST; } }
```

```
PatternExec
 MAIN EXEC { PatternBurst MAIN BRST; }
 MAIN TEST {
//*************************//
// Processing the Static: EVENT 1.2.1.1.1.1: StimPI:
 Macro "TEST" {
     "ALLPIS" = 000
     "ALLPOS" = XXXXXX;
     "ALLIOS" = ZZ; }
// Processing the Static: EVENT 1.2.1.2.1.1.1: StimLatch:
// Inserted the Scan Sequence: Scan Preconditioning Sequence
 Macro "TEST" {
     "ALLPIS" = 000ZZZZZZ111Z0ZZ01;
     "ALLPOS" = XXXXXX;
     "ALLIOS" = ZZ; }
// Inserted the Scan Sequence: Scan Sequence
 Macro "SCAN lssd" {
     "SI000\overline{1}_lssd" = 110011001;
     "SI0002 lssd" =
4 1001 ; }
// Processing the Static: EVENT 1.2.1.2.1.2.1: StimPI:
// TEST SEQUENCE...... 2 TYPE.....normal //
// Processing the Static: EVENT 1.2.1.2.2.1.1: StimPI:
// Inserted the Scan Sequence: Scan Preconditioning Sequence
 Macro "TEST" {
     "ALLPIS" = 000ZZZZZZ111Z0ZZ01;
     "ALLPOS" = XXXXXX;
     "ALLIOS" = ZZ; }
// Inserted the Scan Sequence: Scan Sequence
 Macro "SCAN lssd" {
     "SI000\overline{1} lssd" = 110011001;
     "SI0002 lssd" =
4 1001 ; }
// Processing the Static: EVENT 1.2.1.2.1.2.1: StimPI:
// TEST SEQUENCE......2 TYPE.....normal
```

STIL Pattern Data Examples

```
//***********************//
// Processing the Static: EVENT 1.2.1.2.2.1.1: StimPI:
// Processing the Static: EVENT 1.2.1.2.2.2.1: StimPI:
// TEST SEQUENCE...... 3 TYPE.....normal
// Processing the Static: EVENT 1.2.1.2.3.1.1: StimPI:
// Processing the Static: EVENT 1.2.1.2.3.1.2: Pulse:
// Processing the Static: EVENT 1.2.1.2.3.1.3: Pulse:
// Processing the Static: EVENT 1.2.1.2.3.1.4: MeasurePO:
"1.2.1.2.3.1":
  Macro "TEST" {
      "ALLPIS" = PP000000111001101;
      "ALLPOS" = HHHLHL;
      "ALLIOS" = HL; }
//*************************//
//*************************//
// Processing the Static: EVENT 1.2.1.2.7.1.1: MeasureLatch:
// Inserted the Scan Sequence: Scan_Preconditioning_Sequence
// Inserted the Scan Sequence: Scan_Sequence
"1.2.1.2.7.1":
 Macro "SCAN lssd" {
    "S00001_lssd" = HHLLHHLLH;
"S00002 lssd" =
4 HLLH ; -}
// Inserted final non-scan Pattern
  Macro "TEST" {
      "ALLPIS" = 00000101111110ZZ01;
      "ALLPOS" = XXXXXX;
      "ALLIOS" = ZZ; }
```

## **STIL Logic Test Example**

The following is an example of a STIL logic test.

```
STIL 1.0;
//*************************//
                 STIL VECTOR FILE
//
  Encounter (TM) Test
                  2.0.0 Feb 24, 2004 (aix43 64 TDA20)
//
  FILE CREATED............February 24, 2004 at 10:33:49
//
//
  PROJECT NAME.....lbc
//
                                             //
//
  TESTMODE.....lssd
```

```
// TDR.....dummy tester lssd
                                                                           //
//
//
   TEST PERIOD.....80
                                      TEST STROBE TYPE....edge
   TEST PULSE WIDTH......8
                                     TEST TIME UNITS.....ns
//
   TEST PI OFFSET.....0
                                                                           //
//
//
   TEST BIDI OFFSET.....0
                                                                           //
//
   TEST STROBE OFFSET......Z X VALUE.....Z
//
                                                                           //
  SCAN PERIOD.......80 SCAN STROBE TYPE.....edge
SCAN PULSE WIDTH.....8 SCAN TIME UNITS.....ns
//
                                                                           //
//
                                                                           //
  SCAN PI OFFSET.....16
                                                                           //
//
//
   SCAN BIDI OFFSET.....16
   SCAN STROBE OFFSET.....0
                                    SCAN OVERLAP.....yes
//
                                                                           //
//
  EXPERIMENT.....2
                                    DATA FORMAT.....binary
                                                                           //
//
                                                                           //
   TEST SECTION TYPE.....logic TERMINATION DOMINATION....tester
//
                                                                           //
//
//
Include "STIL.lssd.signals";
//*************************//
                         TIMING DEFINITIONS
//***************************
Timing {
  WaveformTable "test cycle" { Period '80ns';
     Waveforms {
"A" { 01ZP { '0ns' P/P/P/D; '8ns' D/U/Z/U; '16ns' D/U/Z/D; } }
"B" { 01ZP { '0ns' P/P/P/D; '24ns' D/U/Z/U; '32ns' D/U/Z/D; } }
"C" { 01ZP { '0ns' P/P/P/D; '8ns' D/U/Z/U; '16ns' D/U/Z/D; } }
       "CS" { 01Z { '0ns' D/U/Z; } }
       "SO1" { LHTX { 'Ons' X; '72ns' L/H/T/X; } }
"SO1 BIDI" { LHTX { 'Ons' X; '72ns' L/H/T/X; } }
"SO2" { LHTX { 'Ons' X; '72ns' L/H/T/X; } }
"SO2_BIDI" { LHTX { 'Ons' X; '72ns' L/H/T/X; } }
} }
  WaveformTable "scan cycle lssd" { Period '80ns';
     Waveforms {
       "A" { 01ZP { '0ns' P/P/P/D; '24ns' D/U/Z/U; '32ns' D/U/Z/D; } }
       "B" { 01ZP { '0ns' P/P/P/D; '40ns' D/U/Z/U; '48ns' D/U/Z/D; } }
"C" { 01ZP { '0ns' P/P/P/D; '24ns' D/U/Z/U; '32ns' D/U/Z/D; } }
       "SO1" { LHTX { 'Ons' L/H/T/X; } }
       "SO1 BIDI" { LHTX { 'Ons' L/H/T/X; } }
       "SO2" { LHTX { 'Ons' L/H/T/X; } }
       "SO2 BIDI" { LHTX { 'Ons' L/H/T/X; } }
} }
TEST VECTORS
//
```

```
//***********************//
PatternBurst
  MAIN BRST { Termination { "ALLPOS" TerminateLow; "ALLIOS" TerminateLow; }
          PatList { MAIN TEST; } }
  MAIN EXEC { PatternBurst MAIN BRST; }
Pattern
 MAIN TEST {
// Processing the Static: EVENT 2.1.1.1.1.1: StimPI:
  Macro "TEŠT" {
     "ALLPIS" = 000
     "ALLPOS" = XXXXXX;
     "ALLIOS" = ZZ; }
// Processing the Static: EVENT 2.1.1.2.1.1.1: StimLatch:
// Inserted the Scan Sequence: Scan Preconditioning Sequence
  Macro "TEST" {
     "ALLPIS" = 000ZZZZZZ111Z0ZZ01;
     "ALLPOS" = XXXXXX;
     "ALLIOS" = ZZ; }
// Inserted the Scan Sequence: Scan Sequence
  Macro "SCAN lssd" {
    "SI0001 lssd" = 001010000;
    "SI0002_lssd" = 1111001001100111; }
// Processing the Static: EVENT 2.1.1.2.1.2.1: StimPI:
// Processing the Static: EVENT 2.1.1.2.1.3.1: StimPI:
// Processing the Static: EVENT 2.1.1.2.1.4.1: MeasurePO:
"2.1.1.2.1.4":
  Macro "TEST" {
     "ALLPIS" = 00010111000011110;
"ALLPOS" = LLLLLL;
     "ALLIOS" = 11; }
// Processing the Static: EVENT 2.1.1.2.2.1.1: StimLatch:
// Inserted the Scan Sequence: Scan Preconditioning Sequence
  Macro "TEST" {
     "ALLPIS" = 000101111111001101;
     "ALLPOS" = XXXXXX;
```

```
"ALLIOS" = ZZ; }
// Inserted the Scan Sequence: Scan Sequence
  Macro "SCAN_lssd" {
    "SI0001_lssd" = 111000001;
   "SI0002 lss\overline{d}" = 0111000101111011; }
// Processing the Static: EVENT 2.1.1.2.2.2.1: StimPI:
// Processing the Static: EVENT 2.1.1.2.2.3.1: StimPI:
// Processing the Static: EVENT 2.1.1.2.2.4.1: MeasurePO:
"2.1.1.2.2.4":
  Macro "TEST" {
       "ALLPIS" = 00001100100011010;
       "ALLPOS" = LHHHLL;
       "ALLIOS" = LL; }
//*************************//
// Processing the Static: EVENT 2.1.1.3.1.1: StimLatchextraAclock:
// Inserted the Scan Sequence: Scan Preconditioning Sequence
  Macro "TEST" {
    "ALLPIs" = 00001100111001001;
       "ALLPOS" = XXXXXX;
       "ALLIOS" = ZZ; }
// Inserted the Scan Sequence: Scan Sequence
Macro "TEST" {
       "ALLPIS" = P0001100111000001;
       "ALLPOS" = XXXXXX;
       "ALLIOS" = ZZ; }
// Processing the Static: EVENT 2.1.1.3.1.2.1: StimPI:
// Processing the Static: EVENT 2.1.1.3.1.2.2: MeasurePO:
// Processing the Static: EVENT 2.1.1.3.1.3.1: StimPI:
// Processing the Static: EVENT 2.1.1.3.1.3.2: MeasurePO:
"2.1.1.3.1.3":
  Macro "TEST" {
       "ALLPIS" = 00001100000110110;
       "ALLPOS" = LLLLLL;
       "ALLIOS" = LL; }
// Processing the Static: EVENT 2.1.1.3.1.4.1: Pulse:
  Macro "TEST" {
    "ALLPIS" = 0P001100000110110;
       "ALLPOS" = XXXXXX;
   "ALLIOS" = ZZ; }
// Processing the Static: EVENT 2.1.1.3.1.5.1: MeasureLatch:
//*************************//
// TEST SEQUENCE......14 TYPE.....normal
```

```
// Processing the Static: EVENT 2.1.1.6.14.1.1: StimLatch: (Overlap is in Effect
) // Inserted the Scan Sequence: Scan Preconditioning Sequence
// Inserted the Scan Sequence: Skewed_Unload_Sequence
   Macro "TEST" {
        "ALLPIS" = 0P000101111000001;
        "ALLPOS" = XXXXXX;
        "ALLIOS" = ZZ; }
// Inserted the Scan Sequence: Scan Sequence
"2.1.1.6.13.5":
   Macro "SCAN lssd" {
        "S00001_lssd" = LLHHHLHLL;
"S00002_lssd" = HLLHLLHHLLHLHHLH;
"S10001_lssd" = 011011110;
"S10002_lssd" = 1111101001100010; }
// Processing the Static: EVENT 2.1.1.6.14.2.1: StimPI:
// Processing the Static: EVENT 2.1.1.6.14.2.2: MeasurePO:
// Processing the Static: EVENT 2.1.1.6.14.3.1: StimPI:
// Processing the Static: EVENT 2.1.1.6.14.3.2: MeasurePO:
"2.1.1.6.14.3":
   Macro "TEST" {
        "ALLPIS" = 00011001001011110;
        "ALLPOS" = LLLLLL;
        "ALLIOS" = LL; }
// Processing the Static: EVENT 2.1.1.6.14.4.1: Pulse:
   Macro "TEST" {
        "ALLPIS" = P0011001001011110;
        "ALLPOS" = XXXXXX;
        "ALLIOS" = ZZ; }
// Processing the Static: EVENT 2.1.1.6.14.5.1: BclockMeasureLatch:
// Processing the Static: EVENT 2.1.1.7.1.1.1: StimLatch: (Overlap is in Effect)
// Inserted the Scan Sequence: Scan_Preconditioning_Sequence
// Inserted the Scan Sequence: Skewed_Unload_Sequence
   Macro "TEST" {
        "ALLPIS" = 0P011001111001101;
        "ALLPOS" = XXXXXX;
        "ALLIOS" = ZZ; }
// Inserted the Scan Sequence: Scan Sequence
"2.1.1.6.14.5":
   Macro "SCAN_lssd" {
        "S00001_lssd" = LLLLHHHLL;
"S00002_lssd" = HHHHLHLHHHLHLH;
"S10001_lssd" = 111111011;
"S10002_lssd" =
7 1 001011100; }
// Processing the Static: EVENT 2.1.1.7.1.2.1: StimPI:
// Processing the Static: EVENT 2.1.1.7.1.2.2: MeasurePO:
"2.1.1.7.1.2":
   Macro "TEST" {
    "ALLPIs" = 00000110000010110;
        "ALLPOS" = LLLLLL;
        "ALLIOS" = LL; }
```

```
// Processing the Static: EVENT 2.1.1.7.1.3.1: Pulse:
  Macro "TEST" {
       "ALLPIS" = 00P00110000010110;
       "ALLPOS" = XXXXXX;
       "ALLIOS" = ZZ; }
// Processing the Static: EVENT 2.1.1.7.1.4.1: BclockMeasureLatch:
// TEST SEQUENCE......14 TYPE.....normal
// Processing the Static: EVENT 2.1.1.8.14.1.1: StimLatch: ( Overlap is in Effect
) // Inserted the Scan Sequence: Scan Preconditioning Sequence
// Inserted the Scan Sequence: Skewed \overline{\mathrm{U}}nload Sequence
  Macro "TEST" {
       "ALLPIS" = 0P001001111101101;
       "ALLPOS" = XXXXXX;
       "ALLIOS" = ZZ; }
// Inserted the Scan Sequence: Scan Sequence
"2.1.1.8.13.4":
  Macro "SCAN lssd" {
  "S00001 lssd" = HLLHHLLLH;
       "\overline{S}00002 lssd" = HHHHLLHHLLHLHLH;
       "SI0001 lssd" = 101101000;
       "SI0002 lssd" = 1111010000100000; }
// Processing the Static: EVENT 2.1.1.8.14.2.1: StimPI:
// Processing the Static: EVENT 2.1.1.8.14.2.2: MeasurePO:
"2.1.1.8.14.2":
  Macro "TEST" {
       "ALLPIS" = 00001100000011010;
       "ALLPOS" = LLLLLL;
       "ALLIOS" = LL; }
// Processing the Static: EVENT 2.1.1.8.14.3.1: Pulse:
  Macro "TEST" {
       "ALLPIS" = 00P01100000011010;
       "ALLPOS" = XXXXXX;
       "ALLIOS" = ZZ; }
// Processing the Static: EVENT 2.1.1.8.14.4.1: BclockMeasureLatch:
// Inserted the Scan Sequence: Scan_Preconditioning_Sequence
// Inserted the Scan Sequence: Skewed_Unload_Sequence
  Macro "TEST" {
       "ALLPIS" = 0P001100111001001;
       "ALLPOS" = XXXXXX;
       "ALLIOS" = ZZ; }
// Inserted the Scan Sequence: Scan Sequence
"2.1.1.8.14.4":
  Macro "SCAN lssd" {
       "SO0001 lssd" = HLHHLHLLL;
"S00002 lssd" = LLHHHLLHLLLLLHH; }
// Inserted final non-scan Pattern
  Macro "TEST" {
       "ALLPIS" = 0000110011100ZZ01;
       "ALLPOS" = XXXXXXX;
       "ALLIOS" = ZZ; }
```

#### STIL Pattern Data Examples

### STIL IDDq Test Example

The following is an example of a STIL IDDg test.

```
STIL 1.0;
//**************************//
                     STIL VECTOR FILE
  Encounter(TM) Test
                     2.0.0 Feb 24, 2004 (aix43 64 TDA20)
//********************
                                                      //
//
//
  FILE CREATED.......February 24, 2004 at 10:36:41
                                                      //
//
                                                      //
// PROJECT NAME.....btv
                                                      //
//
                                                      //
//
  TESTMODE.....IDDQ
                                                      //
//
  TDR......TBAdvent new
                           TEST STROBE TYPE.....edge
                                                      //
//
  TEST PERIOD.....80
  TEST PULSE WIDTH.....8
//
                           TEST TIME UNITS.....ns
                                                      //
  TEST PI OFFSET.....0
  TEST BIDI OFFSET.....0
//
  TEST STROBE OFFSET.....72
                          X VALUE.....Z
//
  SCAN PERIOD.......80 SCAN STROBE TYPE.....edge
SCAN PULSE WIDTH......8 SCAN TIME UNITS......ns
SCAN PI OFFSET.........16
//
  SCAN PI OFFSET.....16
 SCAN BIDI OFFSET.....16
//
  SCAN STROBE OFFSET......0 SCAN OVERLAP......yes
//
//
//
  EXPERIMENT.....1
                          DATA FORMAT.....binary
//
                                                      //
  //
                                                      //
//
                                                      //
Include "STIL.IDDQ.signals";
TIMING DEFINITIONS
Timing {
  WaveformTable "test cycle" { Period '80ns';
    Waveforms {
     "A2" { 01ZP { '0ns' P/P/P/D; '8ns' D/U/Z/U; '16ns' D/U/Z/D; } }
     "A4" { 01Z { '0ns' D/U/Z; } }
     "A5" { 01Z { '0ns' D/U/Z; } }
     "A6" { 01ZP { '0ns' P/P/P/D; '8ns' D/U/Z/U; '16ns' D/U/Z/D; } }
     "T0" { 01Z { '0ns' D/U/Z; } }
     "60" { LHTX { 'Ons' X; '72ns' L/H/T/X; } }
     "61" { LHTX { 'Ons' X; '72ns' L/H/T/X; } }
     "70" { LHTX { 'Ons' X; '72ns' L/H/T/X; } }
} }
```

```
WaveformTable "scan cycle IDDQ" { Period '80ns';
    Waveforms {
      "A2" { 01ZP { '0ns' P/P/P/D; '24ns' D/U/Z/U; '32ns' D/U/Z/D; } }
      "A4" { 01Z { '0ns' P; '16ns' D/U/Z; } }
"A5" { 01Z { '0ns' P; '16ns' D/U/Z; } }
      "A6" { 01ZP { '0ns' P/P/P/D; '24ns' D/U/Z/U; '32ns' D/U/Z/D; } }
     "TO" { 01Z { '0ns' P; '16n" | '60" { LHTX { '0ns' L/H/T/X; } } \"61" { LHTX { '0ns' L/H/T/X; } } \"70" { LHTX { '0ns' L/H/T/X; } }
                           '16ns' D/U/Z; } }
} }
}
TEST VECTORS
//**************************//
PatternBurst
  MAIN BRST { Termination { "ALLPOS" TerminateLow; }
           PatList { MAIN TEST; } }
  MAIN EXEC { PatternBurst MAIN BRST; }
Pattern
 MAIN TEST {
//
                                                           //
//*****************************
// Processing the Static: EVENT 1.1.1.1.1.1: StimPI:
  Macro "TEST" {
      "ALLPIS" = 0ZZ0100000Z00ZZZZZZZZ00ZZZ;
      "ALLPOS" = XXX; }
//**************************//
//
                                                           //
                                                          //
//************************//
// Processing the Static: EVENT 1.1.1.2.1.1.1: StimLatch:
// Inserted the Scan Sequence: Scan Preconditioning Sequence
  Macro "TEST" {
      "ALLPIS" = 00101000001001ZZZZ110001Z;
      "ALLPOS" = XXX; }
// Inserted the Scan Sequence: Scan Sequence
  Macro "SCAN IDDQ" {
      "SI000\overline{1}_IDDQ" = 00;
      // Processing the Static: EVENT 1.1.1.2.1.2.1: StimPI:
// Processing the Static: EVENT 1.1.1.2.1.2.2: Pulse:
```

```
Macro "TEST" {
      "ALLPIS" = 001010000010P1ZZZZ110001Z;
      "ALLPOS" = XXX; }
// Processing the Static: EVENT 1.1.1.2.1.3.1: StimPI:
  Macro "TEST" {
      "ALLPIS" = 01001
9 0 11000000100;
      "ALLPOS" = XXX; }
// Processing the Static: EVENT 1.1.1.2.1.4.1: MeasureCurrent:
//
// Processing the Static: EVENT 1.1.1.3.1.1.1: StimLatch:
// Inserted the Scan Sequence: Scan Preconditioning Sequence
  Macro "TEST" {
      "ALLPIS" = 0010100000100111001100010;
      "ALLPOS" = XXX; }
      IddqTestPoint;
// Inserted the Scan Sequence: Scan Sequence
  Macro "SCAN IDDQ" {
      "SI000\overline{1}_IDDQ" = 11;
      110\overline{0}11;
// Processing the Static: EVENT 1.1.1.3.1.2.1: StimPI:
// Processing the Static: EVENT 1.1.1.3.1.2.2: Pulse:
  Macro "TEST" {
      "ALLPIS" = 001010000010P11ZZ01100010;
      "ALLPOS" = XXX; }
// Processing the Static: EVENT 1.1.1.3.1.3.1: StimPI:
  Macro "TEST" {
      "ALLPIS" = 01001
10 0 1010000100;
      "ALLPOS" = XXX; }
// Processing the Static: EVENT 1.1.1.3.1.4.1: MeasureCurrent:
// Processing the Static: EVENT 1.1.1.91.1.1.1: StimLatch:
// Inserted the Scan Sequence: Scan Preconditioning Sequence
  Macro "TEST" {
      "ALLPIS" = 0010100000100100111100010;
      "ALLPOS" = XXX; }
// Inserted the Scan Sequence: Scan Sequence
  Macro "SCAN IDDQ" {
    "SI0001 IDDQ" = 11;
      "SI0002 IDDQ" = 1100101111111000110110111111110100111110110001 . . . ;
```

```
// Processing the Static: EVENT 1.1.1.91.1.2.1: StimPI:
// Processing the Static: EVENT 1.1.1.91.1.2.2: Pulse:
  Macro "TEST" {
       "ALLPIS" = 001010000010P10ZZ11100010;
       "ALLPOS" = XXX; }
// Processing the Static: EVENT 1.1.1.91.1.3.1: StimPI:
// Processing the Static: EVENT 1.1.1.91.1.4.1: StimClock:
  Macro "TEST" {
       "ALLPIS" = 01001
9 0 10100010100;
       "ALLPOS" = XXX; }
// Processing the Static: EVENT 1.1.1.91.1.5.1: MeasureCurrent:
// Processing the Static: EVENT 1.1.1.91.1.6.1: StimClock:
  Macro "TEST" {
       "ALLPIS" = 01001
9 0 10100000100;
       "ALLPOS" = XXX; }
       IddqTestPoint;
// Processing the Static: EVENT 1.1.1.92.1.1.1: StimLatch:
// Inserted the Scan Sequence: Scan Preconditioning Sequence
  Macro "TEST" {
       "ALLPIS" = 0010100000100110101100010;
       "ALLPOS" = XXX; }
// Inserted the Scan Sequence: Scan Sequence
  Macro "SCAN IDDQ" {
       "SI000\overline{1} IDDQ" = 00;
       // Processing the Static: EVENT 1.1.1.92.1.2.1: StimPI:
// Processing the Static: EVENT 1.1.1.92.1.2.2: Pulse:
  Macro "TEST" {
       "ALLPIS" = 001010000010P11ZZ01100010;
       "ALLPOS" = XXX; }
// Processing the Static: EVENT 1.1.1.92.1.3.1: StimPI:
// Processing the Static: EVENT 1.1.1.92.1.4.1: StimClock:
  Macro "TEST" {
       "ALLPIS" = 00001
9 0 10000010100;
       "ALLPOS" = XXX; }
// Processing the Static: EVENT 1.1.1.92.1.5.1: MeasureCurrent:
// Processing the Static: EVENT 1.1.1.92.1.6.1: StimClock:
  Macro "TEST" {
       "ALLPIS" = 00001
9 0 1000000100;
       "ALLPOS" = XXX; }
       IddqTestPoint;
// Inserted final non-scan Pattern
  Macro "TEST" {
       "ALLPIS" = 00001
9 0 1000000100;
       "ALLPOS" = XXX; }
}
```

## **Timed Dynamic STIL Pattern Data Examples**

This section provides examples of STIL format which are typical for all timed dynamic tests.

## **STIL Timed Signals File**

The following is an example of a STIL timed signals file.

```
STIL SIGNALS FILE
Encounter(TM) Test 2.0.0 Feb 24, 2004 (aix43_64 TDA20)
//
//************************
 FILE CREATED......February 24, 2004 at 10:37:39
                                             //
//
                                             //
// PROJECT NAME.....mbi
                                             //
//
 TESTMODE......SP WAFER AC
 TDR......TBAdvantdynamic
//
//
 TEST PERIOD.....80
                      TEST STROBE TYPE....edge
 TEST PULSE WIDTH.....8
                     TEST TIME UNITS.....ns
//
 TEST PI OFFSET.....0
 TEST BIDI OFFSET.....0
//
 TEST STROBE OFFSET......Z

X VALUE.....Z
//
// SCAN PERIOD......80 SCAN STROBE TYPE....edge
// SCAN PULSE WIDTH.....8 SCAN TIME UNITS.....ns
// SCAN PI OFFSET.....16
// SCAN BIDI OFFSET......16
// SCAN STROBE OFFSET.....0 SCAN OVERLAP.....yes
//**************************//
DEFINE SIGNALS
Signals {
    DEFINE SIGNAL GROUPS
SignalGroups {
 "ALLPIS" = '"A01A0"+"A01A1"+"A01A2"+"A01A3"+"A01A4"+"A01A5"+"A01A6"
```

```
+"A01A7"+"A01A8"';
   "ALLPOS" = '"A0100"+"A0101"+"A0102"+"A0103"+"A0104"+"A0105"+"A0106"
           +"A0107"+"A0108"+"A0109"+"A0110"+"A0111"+"A0112"+"A0113"+"A0114"
           +"A0115"+"A0116"+"A0117"+"A0118"+"A0119"+"A0120"+"A0121"+"A0122"
           +"A0123"+"A0124"+"A0125"+"A0126"+"A0127"+"A0128"+"A0129"+"A0130"
           +"A0131"+"A0132"+"A0133"+"A0134"+"A0135"+"A0136"+"A0137"+"A0138"
           +"A0139"+"A0140"+"A0141"+"A0142"+"A0143"+"A0144"+"A0145"+"A0146"
           +"A0147"+"A0148"+"A0149"+"A0150"+"A0151"+"A0152"+"A0153"+"A0154"
           +"A0155"+"A0156"+"A0157"+"A0158"+"A0159"+"A0160"+"A0161"+"A0162"
           +"A0163"+"A0164"+"A0165"+"A0166"+"A0167"+"A0168"+"A0169"+"A0170"
           +"A0171"+"A0172"+"A0173"+"A0174"+"A0175"+"A0176"+"A0177"+"A0178"
           +"A0179"';
   "ALLIOS" = '"A0180"+"A0181"+"A0182"+"A0183"+"A0184"+"A0185"+"A0186"
           +"A0187"+"A0188"+"A0189"+"A0190"+"A0191"+"A0192"+"A0193"+"A0194"
           +"A0195"+"A0196"+"A0197"+"A0198"+"A0199"+"B0100"+"B0101"+"B0102"
           +"B0103"+"B0104"+"B0105"+"B0106"+"B0107"+"B0108"+"B0109"+"B0110"
           +"B0111"+"B0112"+"B0113"+"B0114"+"B0115"+"B0116"+"B0117"+"B0118"
           +"B0119"+"B0120"+"B0121"+"B0122"+"B0123"+"B0124"+"B0125"+"B0126"
           +"B0127"+"B0128"+"B0129"+"B0130"+"B0131"+"B0132"+"B0133"+"B0134"
           +"B0135"+"B0136"+"B0137"+"B0138"+"B0139"+"B0140"+"B0141"+"B0142"
           +"B0143"+"B0144"+"B0145"+"B0146"+"B0147"+"B0148"+"B0149"+"B0150"
           +"B0151"+"B0152"+"B0153"+"B0154"+"B0155"+"B0156"+"B0157"+"B0158"
           +"B0159"+"B0160"+"B0161"+"B0162"+"B0163"+"B0164"+"B0165"+"B0166"
           +"B0167"+"B0168"+"B0169"+"B0170"+"B0171"+"B0172"+"B0173"+"B0174"
           +"B0175"+"B0176"+"B0177"+"B0178"+"B0179"+"B0180"+"B0181"+"B0182"
           +"B0183"+"B0184"+"B0185"+"B0186"+"B0187"+"B0188"+"B0189"+"B0190"
           +"B0191"+"B0192"+"B0193"+"B0194"+"B0195"+"B0196"+"B0197"+"B0198"
           +"B0199"+"C0100"+"C0101"+"C0102"+"C0103"+"C0104"+"C0105"+"C0106"
           +"C0107"+"C0108"+"C0109"+"C0110"+"C0111"+"C0112"+"C0113"+"C0114"
           +"C0115"+"C0116"+"C0117"+"C0118"+"C0119"+"C0120"+"C0121"+"C0122"
           +"C0123"+"C0124"+"C0125"+"C0126"+"C0127"+"C0128"+"C0129"+"C0130"
           +"C0131"+"C0132"+"C0133"+"C0134"+"C0135"+"C0136"+"C0137"+"C0138"
           +"C0139"+"C0140"+"C0141"+"C0142"+"C0143"+"C0144"+"C0145"+"C0146"
           +"C0147"+"C0148"+"C0149"+"C0150"+"C0151"+"C0152"+"C0153"+"C0154"
           +"C0155"+"C0156"+"C0157"+"C0158"+"C0159"+"C0160"+"C0161"+"C0162"
           +"C0163"+"C0164"+"C0165"+"C0166"+"C0167"+"C0168"+"C0169"+"C0170"/;
   "SI0001_SP_WAFER_AC" = '"C0161"' { ScanIn 1190; }
"SI0002_SP_WAFER_AC" = '"C0170"' { ScanIn 1278; }
   "SO0001 SP WAFER AC" = '"A0174"' { ScanOut 1278; }
   "SO0002 SP WAFER AC" = '"A0176"' { ScanOut 1190; }
   "ALLACs_SP_WAFER_AC" = '"C0167"';
   "ALLBCs_SP_WAFER_AC" = '"A01A0"';
   "ALLSIS SP WAFER AC" = '"SI0001 SP WAFER AC"+"SI0002 SP WAFER AC"';
   "ALLSOS SP WAFER AC" = '"S00001 SP WAFER AC"+"S00002 SP WAFER AC"';
DEFINE MACROS
MacroDefs {
   "TEST" { WaveformTable "test_cycle";
     Vector {
```

#### STIL Pattern Data Examples

```
"ALLPIS" = %;
         "ALLPOS" = %;
         "ALLIOS" = %; } }
   "SCAN SP WAFER AC" { WaveformTable "scan cycle SP WAFER AC";
      Condition {
         "ALLSIS SP WAFER AC" = 00;
         "ALLPOS" =
80 X;
         "ALLTOS" =
191 X; }
      Shift { Vector {
         "ALLSOs SP WAFER AC" = #;
         "ALLSIS_SP_WAFER_AC" = #;
"ALLACS_SP_WAFER_AC" = P;
         "ALLBCs SP WAFER AC" = P; } }
   "TBautoLogicSeq1 1 0" { WaveformTable "TBautoLogicSeq1 1 0 cycle";
      Vector {
         "ALLPIS" = %;
         "ALLPOS" = %;
         "ALLIOS" = %; } }
   "TBautoLogicSeq353 107 0" { WaveformTable "TBautoLogicSeq353 107 0 cycle";
      Vector {
         "ALLPIS" = %;
         "ALLPOS" = %;
         "ALLIOS" = %; } }
```

## **STIL Timed Logic Test Example**

The following is an example of a STIL timed logic test.

```
STIL 1.0;
//*************************//
                    STIL VECTOR FILE
//
// Encounter(TM) Test
                         2.0.0 Feb 24, 2004 (aix43 64 TDA20)
//
// FILE CREATED..........February 24, 2004 at 10:37:51
                                                    //
//
// PROJECT NAME.....mbi
//
  TESTMODE.....SP WAFER AC
//
//
  TDR.....TBAdvantdynamic
//
  TEST PULSE WIDTH.....8
TEST PI OFFSET...
  TEST PERIOD.....80
                          TEST STROBE TYPE....edge
                         TEST TIME UNITS.....ns
// TEST PI OFFSET.....0
// TEST BIDI OFFSET.....0
                                                    //
//
  TEST STROBE OFFSET......Z X VALUE.....Z
//
```

```
// SCAN PERIOD......80
                         SCAN STROBE TYPE.....edge
                                                     //
SCAN TIME UNITS.....ns
// SCAN BIDI OFFSET......16
// SCAN STROBE OFFSET.....0 SCAN OVERLAP.....yes
//
// EXPERIMENT.....2
                         DATA FORMAT.....binary
//
//
                                                     //
//*****************************
     Include "STIL.SP WAFER AC.signals";
TIMING DEFINITIONS
Timing {
  WaveformTable "test cycle" { Period '80ns';
    Waveforms {
     "A0180" { 01Z { '0ns' D/U/Z; } }
     "A0181" { 01Z { '0ns' D/U/Z; } } 
"A0182" { 01Z { '0ns' D/U/Z; } }
     "A0183" { 01Z { '0ns' D/U/Z; } }
     "C0167" { LHTX { 'Ops' X; } } 
"C0168" { LHTX { 'Ops' X; } } 
"C0169" { LHTX { 'Ops' X; } } 
"C0170" { LHTX { 'Ops' X; } }
} }
}
TEST VECTORS
//***************************//
PatternBurst
 MAIN BRST { Termination { "ALLPOS" TerminateLow; "ALLIOS" TerminateLow; }
          PatList { MAIN TEST; } }
 MAIN EXEC { PatternBurst MAIN BRST; }
Pattern
 MAIN TEST {
// Processing the Static: EVENT 2.1.1.1.1.1: StimPI:
 Macro "TEST" {
    "ALLPIS" = 0ZZZ0ZZ0Z;
     "ALLPOS" = 80 X ;
     "ALLIOS" = 180 Z 0ZZ1Z100ZZZ; }
```

```
//
// Processing the Static: EVENT 2.1.1.2.1.1.1: StimLatchextraAclock:
// Inserted the Scan Sequence: Scan Preconditioning Sequence
   Macro "TEST" {
        "ALLPIS" = 0ZZZ00100;
        "ALLPOS" = 80 X ;
        "ALLIOS" = 180 Z 0ZZ101001ZZ; }
// Inserted the Scan Sequence: Scan Sequence
   Macro "SCAN SP WAFER AC" {
        "SI000\overline{1} SP WAFER AC" = 101111110010110101101010110101110101 . . .; }
        "SI0002 SP WAFER AC" = 00010
3 0011 11011101\overline{0}00\overline{1}01000\overline{1}0111 . . .; }
// Inserted the Scan Sequence: Skewed Load Sequence
  Macro "TEST" {
    "ALLPIS" = 0ZZZ00100;
        "ALLPOS" = 80 X ;
        "ALLIOS" = 180 Z 01Z1010P1Z1; }
// Processing the Static: EVENT 2.1.1.2.1.2.1: StimPI:
  Macro "TEST" {
        "ALLPIS" = 0ZZZ00100;
        "ALLPOS" = 80 X ;
"ALLIOS" = 180 Z 0ZZ101001ZZ; }
// Processing the Dynamic: EVENT 2.1.1.2.1.3.1: Pulse:
// Processing the Dynamic: EVENT 2.1.1.2.1.3.2: Pulse:
   Macro "TBautoLogicSeq43 40 0" {
        "ALLPIS" = 0ZZZ001\overline{0}0;
        "ALLPOS" = 80 X ;
        "ALLIOS" = 180 Z 0ZZP01P01ZZ; }
// Processing the Static: EVENT 2.1.1.2.1.4.1: BclockMeasureLatch:
// Processing the Static: EVENT 2.1.1.130.28.3.1: StimPI:
   Macro "TEST" {
        "ALLPIS" = 0ZZZ00100;
        "ALLPOS" = 80 \text{ X};
        "ALLIOS" = 180 Z 0ZZ101001ZZ; }
// Processing the Dynamic: EVENT 2.1.1.130.28.4.1: Pulse:
// Processing the Dynamic: EVENT 2.1.1.130.28.4.2: StimPI:
// Processing the Dynamic: EVENT 2.1.1.130.28.4.3: Pulse:
    Macro "TBautoLogicSeq1_1_0" {
        "ALLPIS" = PZZZ\overline{000001};
        "ALLPOS" = 80 X ;
        "ALLIOS" = 180 Z 0ZZ111P00ZZ; }
// Processing the Static: EVENT 2.1.1.130.28.5.1: BclockMeasureLatch:
// Inserted the Scan Sequence: Scan Preconditioning Sequence
  Macro "TEST" {
        "ALLPIS" = 0ZZZ00100;
        "ALLPOS" = 80 X ;
"ALLIOS" = 180 Z 0ZZ1Z100ZZZ; }
// Inserted the Scan Sequence: Skewed Unload Sequence
   Macro "TEST" {
```

# **Verilog Pattern Data Examples**

This section provides examples of Verilog format which are typical for deterministically derived tests and LBIST tests, as produced by Encounter Test. All examples use a serial scan format and a window strobe.

- "Deterministic Test Verilog Examples" on page 285
- <u>"Timed Dynamic Verilog Pattern Data Examples"</u> on page 297

## **Deterministic Test Verilog Examples**

This section provides examples of Verilog format which are typical for all deterministically derived tests such as flush, scan, logic, and driver and receiver tests.

## **Verilog IDDq Test Main Simulation File**

The following is an example of a Verilog IDDq test.

```
//****************************//
                   VERILOG MAINSIM FILE
// Encounter(TM) Test and Diagnostics 3.1.Dev Jan 04, 2006 (linux24 64 ET31) //
//
  FILE CREATED.....January 04, 2006 at 15:43:24
//
  PROJECT NAME.....btv
//
//
  TESTMODE......IDDQ
  TDR.....TBAdvent new
  TEST PERIOD......80.000
                          TEST TIME UNITS.....ns
  TEST PULSE WIDTH.....8.000
  TEST STROBE OFFSET.....72.000
                         TEST STROBE TYPE....edge
  TEST BIDI OFFSET.....0.000
  TEST PI OFFSET.....0.000
                          X VALUE.....X
//
```

Verilog Pattern Data Examples

```
//
 //
//
 TEST PI OFFSET for pin "B8" (PI # 13) is ......24.000
 //
 //
//
                                         //
 //
                                         //
                                         //
//
 SCAN PULSE WIDTH......8.000
SCAN STROBE OFFSET......0.000 SCAN STROBE TYPE.....edge
//
//
 SCAN BIDI OFFSET.....16.000
                                         //
                                         //
//
 SCAN PI OFFSET.....X
//
//
 //
 //
                                         //
///**********************
`timescale 1 ns / 1 ps
 module btv IDDQ;
//**************************//
        DEFINE VARIABLES FOR ALL PRIMARY I/O PORTS
//**************************//
     [1:0025] stim PIs;
 reg
      [1:0025] part PIs;
 rea
 req
     [1:0025] stim CIs;
     [1:0003] resp POs;
 rea
 wire [1:0003] part POs;
//**************************//
         DEFINE VARIABLES FOR ALL SHIFT CHAINS
[1:2070] stim SLs;
 rea
     [1:0002] stim SSs;
 req
      [1:2070] resp MLs;
 reg
//***************************//
          OTHER DEFINITIONS
//*****************************
 integer CYCLE, PInum, POnum, ORnum, MODENUM, EXPNUM, SCANOPNUM, SEQNUM, TASK
integer ERR, CMD, FID, TID, CNT, TOT, CID, LIX, MAX, FAILSETID;
integer sim_start [1:15], sim_count [1:15];
     [1:\overline{8}185] name POs [1:\overline{0}003];
```

```
sim trace, sim heart, sim range, failset, global term;
                 [1:\overline{8}00] PATTER\overline{N}, pattern, TESTFILE, SOD, EOD;
                   [1:8184] FILE, COMMENT;
   reg
                   no Pin Found;
//*************************//
            INSTANTIATE THE STRUCTURE AND CONNECT TO VERILOG VARIABLES
           RTV/2
      BTV2 inst (
                                    .760
             .\61
             .\70
                                    (part_PIS[0001]), //
    pinName = A2;    tf = -SC ;    testO
(part_PIS[0002]), //
    pinName = A4;    tf = -SE ;    testO
(part_PIS[0003]), //
    pinName = A5;    tf = +SE ;    testO
(part_PIS[0004]), //
    pinName = A6;    tf = -SC ;    testO
(part_PIS[0005]), //
    pinName = A7;    tf = +SC ;    testO
(part_PIS[0006]), //
    pinName = A8;    tf = -SC ;    testO
(part_PIS[0006]), //
    pinName = B0;    tf = -AC ;    testO
(part_PIS[0008]), //
    pinName = B1;    tf = -BC ;    testO
(part_PIS[0008]), //
    pinName = B3;    tf = -SC ;    testO
(part_PIS[0009]), //
    pinName = B4;    tf = -SC ;    testO
(part_PIS[0010]), //
    pinName = B6;    tf = +SE ;    testO
(part_PIS[0011]), //
    pinName = B6;    tf = +SE ;    testO
(part_PIS[0012]), //
    pinName = B7;    tf = -SC ;    testO
(part_PIS[0013]), //
    pinName = B7;    tf = -SC ;    testO
(part_PIS[0014]), //
    pinName = F3;    tf = BDY ;    test
(part_PIS[0015]), //
    pinName = F4;    tf = SI     BDY ;
(part_PIS[0016]), //    pinName = F4;    tf = SI     BDY ;
(part_PIS[0017]), //    pinName = I1;    tf = BDY ;    test
(part_PIS[0020]), //    pinName = L1;    tf = +SE ;    testO
(part_PIS[0020]), //    pinName = L2;    tf = -AC ;    testO
(part_PIS[0023]), //    pinName = L3;    tf = -BC ;    testO
(part_PIS[0024]), //    pinName = S0;    tf = -SE ;    testO
(part_PIS[0025])); //    pinName = S1;    tf = +SE ;    testO
(part_PIS[0025])); //    pinName = S1;    tf = +SE ;    testO
                                      (part PIs[0001]), //
            .A2
                                                                                     pinName = A2; tf = -SC ; testO
            .A4
             .A5
             .A6
            .A7
             .A8
             .B0
             .B1
             .B3
            .B4
             .B6
             .B7
             .B8
             .E1
             .F3
             .F4
             .IO
             .I1
            .LO
             .L1
            .L2
             .L3
             .S0
            .S1
MAKE SOME OTHER CONNECTIONS
   assign (weak0, weak1) // Termination
            BDY ;
OPEN THE FILE AND RUN SIMULATION
//**********************************
   initial
     begin
            FILE = 0;
            sim setup;
```

```
for ( TID = 1; TID <= 99; TID = TID + 1 ) begin
       $sformat ( TESTFILE, "TESTFILE%0d=", TID );
       if ( $value$plusargs ( TESTFILE, FILE )) begin
  FID = $fopen ( FILE, "r" );
         if (FID) sim_vector_file;
else $display ("\n951 ERROR (TVE-951): Failed to open the file: %0s
       end
      end
      if (FAILSETID ) $fclose (FAILSETID);
      if (FILE)
       $display ( "\n203 INFO (TVE-203): The total number of miscomparing vec
       $display ( "\n661 WARNING (TVE-661): No input data files found. The da
      $finish;
DEFINE SIMULATION SETUP PROCEDURE
//***************************//
 task sim setup;
   begin
      TOT = 0;
      SOD = "";
      EOD = "";
      MAX = 1;
      sim_trace = 1'b0;
      sim^-heart = 1'b0;
      sim range = 1'b1;
      global term = 1'bZ;
      failset = 1'b0;
      FAILSETID = 0;
                          // pinName = 60; tf = S0
// pinName = 61; tf = BDY
// pinName = 70; tf = S0
      name_POs[0001] = "60";
name_POs[0002] = "61";
                                                       BDY ;
      name Pos[0003] = "70";
                                                        BDY ;
      if ( $test$plusargs ( "DEBUG" ) ) sim trace = 1'b1;
      if ( $test$plusargs ( "HEARTBEAT" ) ) sim heart = 1'b1;
      if ( $value$plusargs ( "START RANGE=%s", SOD ) ) sim range = 1'b0;
      if ( $value$plusargs ( "END RANGE=%s", EOD ) );
      if ( $test$plusargs ( "FAILSET" ) ) failset = 1'b1;
   end
 endtask
FAILSET SETUP PROCEDURE
//***************************//
```

```
task failset setup;
   begin
      FAILSETID = $fopen ( "VER.IDDQ.failset", "w" );
      if ( ! FAILSETID )
        $display ( "\n951 ERROR (TVE-951): Failed to open the file: VER.IDDQ.f
   end
 endtask
//***********************//
                READ COMMANDS AND DATA AND RUN SIMULATION
task sim_vector_file;
   begin
      ERR = 0;
      LIX = 0;
      stim CIs = 0025'b0XX0100000X00XXXXXXX00XXX;
      stim_SLs[0001:2070] = 2070'b0;
resp_MLs[0001:2070] = 2070'bX;
      resp POs = 0003'bX;
      $display ( "\n200 INFO (TVE-200): Reading vector file: %0s [end TVE 20
      CNT = $fscanf ( FID, "%d", CMD );
      while ( CNT > 0 ) begin
        if ( sim trace ) $display ( "\nCommand code: %d ", CMD );
        case ( CMD )
          100: begin
           CNT = $fgets ( COMMENT, FID );
          200: begin
           CNT = \$fscanf (FID, "%b", stim PIs[1:25]);
          end
          201: begin
           CNT = $fscanf (FID, "%b", stim CIs[1:25] );
          end
          202: begin
           CNT = \frac{sfscanf}{FID}, \frac{sb}{resp} POs[1:3]);
          end
          203: begin
           CNT = $fscanf ( FID, "%b", global term );
          end
           CNT = $fscanf (FID, "%b", stim SSs[1:2] );
          end
          300: begin
           CNT = $fscanf (FID, "%d", MODENUM);
           case ( MODENUM )
```

```
3: begin
      CNT = $fscanf ( FID, "%b", stim_SLs[1034:1035] );
CNT = $fscanf ( FID, "%b", stim_SLs[1036:2035] );
CNT = $fscanf ( FID, "%b", stim_SLs[2036:2070] );
    end
  endcase
end
301: begin
  CNT = $fscanf ( FID, "%d", MODENUM );
  case ( MODENUM )
     3: begin
      CNT = $fscanf ( FID, "%b", resp_MLs[1:2] );
CNT = $fscanf ( FID, "%b", resp_MLs[1036:2035] );
CNT = $fscanf ( FID, "%b", resp_MLs[2036:2070] );
    end
  endcase
end
400: begin
 if ( sim range ) test cycle;
end
401: begin
 if ( sim range ) test cycle flush;
end
403: begin
 if ( sim range ) scan cycle;
end
500: begin
 LIX = LIX + 1;
  CNT = $fscanf ( FID, "%d", sim count[LIX] );
  if ( sim count[LIX] )    sim start[LIX] = $ftell ( FID );
end
501: begin
  sim count[LIX] = sim count[LIX] - 1;
  if (sim count[LIX]) CNT = $fseek (FID, sim start[LIX], 0);
  else LI\overline{X} = LIX - 1;
end
600: begin
  CNT = $fscanf ( FID, "%d", MODENUM );
  case ( MODENUM )
     3: begin
       CNT = $fscanf ( FID, "%d", SEQNUM );
       case ( SEQNUM )
         1: begin
            CNT = $fscanf ( FID, "%d", MAX );
            if ( sim range ) Scan Preconditioning Sequence IDDQ;
          end
          2: begin
```

Verilog Pattern Data Examples

CNT = \$fscanf ( FID, "%d", MAX );

```
if ( sim range ) Scan Preconditioning Sequencebsr IDDQ;
               end
               3: begin
                 CNT = $fscanf ( FID, "%d", MAX );
                 if ( sim range ) Skewed Unload Sequence IDDQ;
               4: begin
                 CNT = $fscanf (FID, "%d", MAX);
                 if ( sim range ) Scan Sequence IDDQ;
                5: begin
                 CNT = $fscanf ( FID, "%d", MAX );
                 if ( sim range ) Skewed Load Sequence IDDQ;
              endcase
            end
          endcase
         end
         900, 901: begin
          CNT = $fscanf ( FID, "%s", pattern );
          if (CMD == 901) PATTERN = pattern;
          if ( SOD == pattern ) begin
            sim range = 1'b1;
          end
          if (( CMD == 900 ) & sim range & sim heart ) $display ( "\n202 IN
         end
         default: begin
          $display ( "\n999 ERROR (TVE-999): Internal Program Error occurred
          $display ( "
                      Unrecognized command code = %0d \n", CMD );
         end
       endcase
       if (EOD == pattern ) begin
        sim range = 1'b0;
       CNT = $fscanf (FID, "%d", CMD);
     end
     $display ( "\n201 INFO (TVE-201): Simulation complete on vector file: 80
     $fclose (FID);
     TOT = TOT + ERR;
   end
 endtask
DEFINE TEST FLUSH PROCEDURE
task test cycle flush;
```

```
begin
   if ( sim trace ) $display ( "\nRunning task: test cycle flush " );
                      // 0.000000 ns; From the start of the cycle.
  #0.000000;
   part PIs[0002] = stim PIs[0002]; //
                                                 pinName = A4; tf = -SE; test
                                                pinName = A5; tf = +SE ; test
   part PIs[0003] = stim PIs[0003]; //
                                                pinName = B6; tf = +SE ; test
   part PIs[0011] = stim PIs[0011]; //
                                                pinName = E1; tf = +SE -BI;
   part PIs[0014] = stim PIs[0014]; //
                                                pinName = F3; tf = BDY; tes
pinName = F4; tf = SI BDY
pinName = I0; tf = SI BDY
   part_PIs[0015] = stim_PIs[0015]; //
   part_PIs[0016] = stim_PIs[0016]; //
   part_PIs[0017] = stim_PIs[0017]; //
part_PIs[0018] = stim_PIs[0018]; //
part_PIs[0019] = stim_PIs[0019]; //
                                                                   tf = BDY ; tes
                                                pinName = I1; tf = BDY; tes
pinName = L0; tf = +SE; test
   part PIs[0020] = stim PIs[0020]; //
                                                 pinName = L1; tf = +SE ; test
                                                 pinName = S0; tf = -SE; test
   part PIs[0023] = stim PIs[0023]; //
   part PIs[0024] = stim PIs[0024]; //
                                                pinName = S1; tf = +SE ; test
                                                 pinName = T0; tf = BDY; tes
   part PIs[0025] = stim PIs[0025]; //
  #8.00\overline{0}000;
                     // 8.000000 ns; From the start of the cycle.
   part PIs[0001] = stim PIs[0001]; //
                                             pinName = A2; tf = -SC
                                                                              ; test
   part_PIs[0004] = stim_PIs[0004]; //
part_PIs[0005] = stim_PIs[0005]; //
part_PIs[0006] = stim_PIs[0006]; //
                                                pinName = A6;
                                                                   tf = -SC
                                                                              ; test
                                                pinName = A7;
                                                                   tf = +SC
                                                                              ; test
                                                pinName = A8; tf = -SC
pinName = B0; tf = -AC
                                                                              ; test
   part PIs[0007] = stim PIs[0007]; //
                                                                              ; test
   part PIs[0009] = stim PIs[0009]; //
                                                 pinName = B3; tf = -SC ; test
   part PIs[0010] = stim PIs[0010]; //
                                                 pinName = B4; tf = -SC ; test
                                                 pinName = B7; tf = -SC
   part PIs[0012] = stim PIs[0012]; //
   part PIs[0021] = stim PIs[0021]; //
                                                 pinName = L2; tf = -AC; test
  \#8.00\overline{0}000;
                     // 1\overline{6}.000000 ns; From the start of the cycle.
   part_PIs[0001] = stim_CIs[0001]; //
                                             pinName = A2; tf = -SC
                                                                              ; test
                                                pinName = A2, tf = -SC
pinName = A6; tf = -SC
pinName = A7; tf = +SC
pinName = A8; tf = -SC
pinName = B0; tf = -AC
pinName = B3; tf = -SC
   part_PIs[0004] = stim_CIs[0004]; //
part_PIs[0005] = stim_CIs[0005]; //
part_PIs[0006] = stim_CIs[0006]; //
                                                                              ; test
                                                                              ; test
                                                                              ; test
   part PIs[0007] = stim CIs[0007]; //
                                                                              ; test
   part PIs[0009] = stim CIs[0009]; //
   part PIs[0010] = stim CIs[0010]; //
                                                pinName = B4; tf = -SC
                                                pinName = B7; tf = -SC
   part_PIs[0012] = stim_CIs[0012]; //
                                                pinName = L2; tf = -AC
   part_PIs[0021] = stim_CIs[0021]; //
                                                                              ; test
   #8.000000;
                                                                              ; test
  #8.000000;
                                                 pinName = B8; tf = -PC; test
   part PIs[0013] = stim CIs[0013]; //
   part PIs[0022] = stim CIs[0022]; //
                          \text{Lm\_CIs}[0022]; // pinName = L3; tf = -BC ; test 7/ 74520.000000 ns; From the start of the cycle.
  \#7448\overline{8}.000000;
   for ( POnum = 1; POnum <= 3; POnum = POnum + 1 ) begin</pre>
      if ((part POs[POnum] !== resp_POs[POnum]) & (resp_POs[POnum] !== 1'bX)
        ERR = ERR + 1;
        $display ( "\n650 WARNING (TVE-650): PO miscompare at pattern: %0s a
        $display ( "
                                  Expected: %b
                                                   Simulated: %b On Output: %
        if ((failset) & (FAILSETID == 0)) failset setup;
        if (FAILSETID ) begin
          $fdisplay (FAILSETID, "Chip %0s pad %0s pattern %0s position %0d
        end
     end
   end
  #8280.000000;
                          // 82800.000000 ns; From the start of the cycle.
   resp POs = 0003'bX;
```

```
end
  endtask
//*************************//
                          DEFINE TEST PROCEDURE
///****************************
  task test cycle;
    begin
        if ( sim trace ) $display ( "\nRunning task: test cycle " );
       #0.000000;
                            // 0.000000 ns; From the start of the cycle.
        part PIs[0002] = stim_PIs[0002]; // pinName = A4; tf = -SE ; test
                                                         pinName = A5; tf = +SE ; test
        part PIs[0003] = stim PIs[0003]; //
                                                     pinName = B6; tf = +SE; test
pinName = E1; tf = +SE -BI;
pinName = F3; tf = BDY; tes
        part PIs[0011] = stim PIs[0011]; //
        part PIs[0014] = stim PIs[0014]; //
        part PIs[0015] = stim PIs[0015]; //
                                                        pinName = F3, tf = BD1 , tes
pinName = F4; tf = SI BDY
pinName = I0; tf = SI BDY
pinName = I1; tf = BDY ; tes
pinName = L0; tf = +SE ; test
pinName = L1; tf = +SE ; test
        part_PIs[0016] = stim_PIs[0016]; //
        part_PIs[0017] = stim_PIs[0017]; //
part_PIs[0018] = stim_PIs[0018]; //
part_PIs[0019] = stim_PIs[0019]; //
        part PIs[0020] = stim PIs[0020]; //
        part PIs[0023] = stim PIs[0023]; //
                                                         pinName = S0; tf = -SE; test
        part PIs[0024] = stim PIs[0024]; //
                                                        pinName = S1; tf = +SE ; test
        part PIs[0025] = stim PIs[0025]; //
                                                        pinName = T0; tf = BDY; tes
       #8.000000;
                       // 8.000000 ns; From the start of the cycle.
        part PIs[0001] = stim PIs[0001]; //
                                                     pinName = A2; tf = -SC
                                                                                       ; test
        part_PIs[0004] = stim_PIs[0004]; //
                                                        pinName = A0; tf = -SC
pinName = A7; tf = +SC
pinName = A8; tf = -SC
                                                        pinName = A6; tf = -SC
                                                                                       ; test
        part_PIs[0005] = stim_PIs[0005]; //
part_PIs[0006] = stim_PIs[0006]; //
part_PIs[0007] = stim_PIs[0007]; //
                                                                                        ; test
                                                         pinName = B0; tf = -AC
                                                                                       ; test
                                                        pinName = B3; tf = -SC
        part PIs[0009] = stim PIs[0009]; //
                                                                                       ; test
        part PIs[0010] = stim PIs[0010]; //
                                                        pinName = B4; tf = -SC
                                                        pinName = B7; tf = -SC
        part PIs[0012] = stim PIs[0012]; //
        part PIs[0021] = stim PIs[0021]; //
                                                         pinName = L2; tf = -AC
                                                                                       ; test
                           // 1\overline{6}.000000 ns; From the start of the cycle.
       \#8.00\overline{0}000;
        part_PIs[0001] = stim_CIs[0001]; //
                                                     pinName = A2; tf = -SC
                                                                                       ; test
                                                       pinName = A6; tf = -SC; test
pinName = A7; tf = +SC; test
pinName = A8; tf = -SC; test
pinName = B0; tf = -AC; test
pinName = B3; tf = -SC; test
        part_PIS[0004] = stim_CIS[0004]; //
part_PIS[0005] = stim_CIS[0005]; //
part_PIS[0006] = stim_CIS[0006]; //
part_PIS[0007] = stim_CIS[0007]; //
        part PIs[0009] = stim CIs[0009]; //
        part PIs[0010] = stim CIs[0010]; //
                                                        pinName = B4; tf = -SC ; test
        part PIs[0012] = stim CIs[0012]; //
                                                        pinName = B7; tf = -SC
        part PIs[0021] = stim CIs[0021]; //
                                                        pinName = L2; tf = -AC; test
       \#8.000000;
                           // 2\overline{4}.000000 ns; From the start of the cycle.
        part_PIs[0008] = stim_PIs[0008]; // pinName = B1; tf = -BC
part_PIs[0013] = stim_PIs[0013]; // pinName = B8; tf = -PC
part_PIs[0022] = stim_PIs[0022]; // pinName = L3; tf = -BC
                                                                                        ; test
        \#8.00\overline{0}000;
                             // 72.000000 ns; From the start of the cycle.
       #40.0\overline{0}0000;
        for ( POnum = 1; POnum <= 3; POnum = POnum + 1 ) begin</pre>
          if ((part POs[POnum] !== resp POs[POnum]) & (resp POs[POnum] !== 1'bX)
             ERR = ERR + 1;
             $display ( "\n650 WARNING (TVE-650): PO miscompare at pattern: %0s a
             $display ( "
                                                          Simulated: %b On Output: %
                                         Expected: %b
```

```
if (( failset ) & ( FAILSETID == 0 )) failset setup;
            if (FAILSETID ) begin
              $fdisplay ( FAILSETID, " Chip %0s pad %0s pattern %0s position %0d
            end
         end
       end
      \#8.000000; // 80.000000 ns; From the start of the cycle.
       resp POs = 0003'bX;
    end
 endtask
//*************************//
                               DEFINE SCAN PROCEDURE
//****************************
  task scan cycle;
    begin
       if ( sim trace ) $display ( "\nRunning task: scan cycle " );
                          // 0.000000 ns; From the start of the cycle.
       for ( POnum = 1; POnum <= 3; POnum = POnum + 1 ) begin</pre>
          if ((part POs[POnum] !== resp POs[POnum]) & (resp POs[POnum] !== 1'bX)
            ERR = ERR + 1;
            $display ( "\n650 WARNING (TVE-650): PO miscompare at pattern: %0s a
            $display ( "
                                     Expected: %b
                                                       Simulated: %b On Output: %
            if (( failset ) & ( FAILSETID == 0 )) failset setup;
            if (FAILSETID ) begin
              $fdisplay (FAILSETID, "Chip %0s pad %0s pattern %0s position %0d
            end
          end
       end
      #16.000000;
                          // 16.000000 ns; From the start of the cycle.
       part PIs[0001] = stim PIs[0001]; //
                                                 pinName = A2; tf = -SC
                                                                                 ; test
                                                    pinName = A4; tf = -SE; test
       part PIs[0002] = stim PIs[0002]; //
       part_PIs[0003] = stim_PIs[0003]; //
                                                    pinName = A5; tf = +SE ; test
                                                    pinName = A6; tf = -SC; test
pinName = A7; tf = +SC; test
pinName = A8; tf = -SC; test
pinName = B3; tf = -SC; test
pinName = B4; tf = -SC; test
       part_PIs[0004] = stim_PIs[0004]; //
part_PIs[0005] = stim_PIs[0005]; //
part_PIs[0006] = stim_PIs[0006]; //
       part PIs[0009] = stim PIs[0009]; //
       part PIs[0010] = stim PIs[0010]; //
       part PIs[0011] = stim PIs[0011]; //
                                                    pinName = B6; tf = +SE ; test
       part PIs[0012] = stim PIs[0012]; //
                                                    pinName = B7; tf = -SC; test
       part PIs[0014] = stim PIs[0014]; //
                                                    pinName = E1; tf = +SE -BI ;
                                                    pinName = F3; tf = BDY; tes
pinName = F4; tf = SI BDY
pinName = I0; tf = SI BDY
       part_PIs[0015] = stim_PIs[0015]; //
       part_PIs[0016] = stim_PIs[0016]; //
part_PIs[0017] = stim_PIs[0017]; //
part_PIs[0018] = stim_PIs[0018]; //
                                                     pinName = I1; tf = BDY; tes
pinName = L0; tf = +SE; test
       part PIs[0019] = stim PIs[0019]; //
       part PIs[0020] = stim PIs[0020]; //
                                                     pinName = L1; tf = +SE ; test
                                                     pinName = S0; tf = -SE; test
       part PIs[0023] = stim PIs[0023]; //
       part PIs[0024] = stim PIs[0024]; //
                                                     pinName = S1; tf = +SE ; test
                                                     pinName = T0; tf = BDY; tes
       part PIs[0025] = stim PIs[0025]; //
      \#8.00\overline{0}000;
                        // 2\overline{4}.000000 ns; From the start of the cycle.
       part PIs[0001] = stim CIs[0001]; //
                                                                                 ; test
                                                 pinName = A2; tf = -SC
                                                 pinName = A6; tf = -SC; test
pinName = A7; tf = +SC; test
pinName = A8; tf = -SC; test
       part_PIs[0004] = stim_CIs[0004]; //
       part_PIs[0005] = stim_CIs[0005]; //
part_PIs[0006] = stim_CIs[0006]; //
```

```
\#8.00\overline{0}000; // 4\overline{0}.000000 ns; From the start of the cycle.
              #8.000000;
             #32.0\overline{0}0000;
              resp POs = 0003'bX;
        end
    endtask
//*************************//
                                   DEFINE SCAN PRECOND PROCEDURE
    task Scan Preconditioning Sequence IDDQ;
        begin
               if ( sim trace ) $display ( "\nRunning task: Scan Preconditioning Sequ
              stim_PIs[0002] = 1'b0; //
stim_PIs[0003] = 1'b1; //
stim_PIs[0011] = 1'b1; //
stim_PIs[0011] = 1'b1; //
stim_PIs[0014] = 1'b1; //
stim_PIs[0019] = 1'b1; //
stim_PIs[0019] = 1'b1; //
stim_PIs[0020] = 1'b1; //
stim_PIs[0023] = 1'b0; //
stim_PIs[0024] = 1'b1; //
stim_PIs[0024
               test cycle;
        end
    endtask
//***************************//
                               DEFINE SCAN PRECOND BSR PROCEDURE
//************************//
    task Scan Preconditioning Sequencebsr IDDQ;
        begin
               if ( sim trace ) $display ( "\nRunning task: Scan Preconditioning Sequ
        end
    endtask
DEFINE SKEWED UNLOAD PROCEDURE
```

```
task Skewed Unload Sequence IDDQ;
      if ( sim trace ) $display ( "\nRunning task: Skewed Unload Sequence ID
                                pinName = B1; tf = -BC ; testOffset = 2
pinName = L3; tf = -BC ; testOffset = 2
      stim PIs[0008] = 1'b1; //
      stim PIs[0022] = 1'b1; //
      scan cycle;
      end
 endtask
DEFINE SCAN SEQUENCE PROCEDURE
//***************************
 task Scan Sequence IDDQ;
   begin
      if ( sim trace ) $display ( "\nRunning task: Scan Sequence IDDQ " );
      for ( CYCLE = 1; CYCLE <= MAX; CYCLE = CYCLE + 1 ) begin
     #0.000000;
                     // 0.000000 ns; From the start of the cycle.
        if ((part POs[1] !== resp MLs[0+CYCLE]) & (resp MLs[0+CYCLE] !== 1'bX)
         ERR = E\overline{R}R + 1;
         $display ( "\n660 WARNING (TVE-660): SO miscompare at pattern: 00 a
         $display ( "
                              Expected: %0b Simulated: %0b On Output:
         if (( failset ) & ( FAILSETID == 0 )) failset setup;
         if (FAILSETID ) begin
           $fdisplay (FAILSETID, "Chip %0s pad %0s pattern %0s position %0d
         end
        end
        if ((part POs[3] !== resp MLs[1035+CYCLE]) & (resp MLs[1035+CYCLE] !==
         ERR = ERR + 1;
          $display ( "\n660 WARNING (TVE-660): SO miscompare at pattern: %0s a
         $display ("
                              Expected: %0b Simulated: %0b On Output:
         if (( failset ) & ( FAILSETID == 0 )) failset setup;
         if (FAILSETID ) begin
           $fdisplay ( FAILSETID, " Chip %0s pad %0s pattern %0s position %0d
       end
     #16.000000;
                     // 16.000000 ns; From the start of the cycle.
      part_PIs[0016] = stim_SLs[0000+CYCLE]; // pinName = F4; tf = SI
part_PIs[0017] = stim_SLs[1035+CYCLE]; // pinName = I0; tf = SI
      part_PIs[0017] = stim_SLs[1035+CYCLE]; //
                     // 2\overline{4}.000000 ns; From the start of the cycle.
     #8.000000;
      \#8.00\overline{0}000;
                    // 32.000000 ns; From the start of the cycle.
     \#8.00\overline{0}000;
                    // 40.000000 ns; From the start of the cycle.
     part_PIs[0008] = 1'b1; // pinName = B1; tf = -BC; testOffset = 2
part_PIs[0022] = 1'b1; // pinName = L3; tf = -BC; testOffset = 2
                   // 48.000000 ns; From the start of the cycle.
     #8.000000;
      part PIs[0008] = 1'b0; // pinName = B1; tf = -BC; testOffset = 2
```

Verilog Pattern Data Examples

```
part PIs[0022] = 1'b0; // pinName = L3; tf = -BC; testOffset = 2 \pm32.000000; // 80.000000 ns; From the start of the cycle.
      #32.0\overline{0}0000;
       end
       resp MLs[0001:1035] = 1035'bX;
       resp_{MLs}[1036:2070] = 1035'bX;
       respPOs = 0003'bX;
       stim SLs[0001:1035] = 1035'b0;
       stim SLs[1036:2070] = 1035'b0;
       stim PIs = part PIs;
       CYCL\overline{E} = 0;
    end
  endtask
//***************************//
                    DEFINE SKEWED LOAD PROCEDURE
task Skewed Load Sequence IDDQ;
    begin
       if ( sim trace ) $display ( "\nRunning task: Skewed Load Sequence IDDQ
       stim_PIs[0016] = stim_SSs[0001]; // pinName = F4; tf = SI
stim_PIs[0017] = stim_SSs[0002]; // pinName = I0; tf = SI
       stim_PIs[0007] = 1'b1; // pinName = B0; tf = -AC ; testOffset = 8 stim_PIs[0021] = 1'b1; // pinName = L2; tf = -AC ; testOffset = 8
       scan cycle;
       stim_PIs[0007] = 1'b0; // pinName = B0; tf = -AC ; testOffset = 8
stim_PIs[0021] = 1'b0; // pinName = L2; tf = -AC : testOffset = 0
    end
  endtask
  endmodule
```

# **Timed Dynamic Verilog Pattern Data Examples**

This section provides an example of Verilog format which is typical for all timed dynamic tests.

# **Verilog Timed Dynamic Pattern Main Simulation File**

The following is an example of a truncated main simulation file for timed tests using a serial scan format. This file provides the structural connect and task definitions that are common to each Verilog vector file.

```
// FILE CREATED.....January 04, 2006 at 15:44:04
                                                    //
                                                    //
  PROJECT NAME.....mbi
//
//
                                                    //
  TESTMODE......SP WAFER AC
//
                                                    //
//
  TDR......TBAdvantdynamic
//
                                                    //
//
                                                    //
  TEST PERIOD......80.000
                          TEST TIME UNITS.....ns
//
  TEST PULSE WIDTH.....8.000
                                                    //
  TEST STROBE OFFSET.......72.000 TEST STROBE TYPE......edge
                                                    //
//
  TEST BIDI OFFSET.....0.000
  TEST PI OFFSET.....0.000
                        X VALUE....X
//
                                                    //
//
  TEST PI OFFSET for pin "A01A0" (PI # 21) is ................24.000
                                                    //
  //
                                                    //
  TEST PI OFFSET for pin "C0163" (PI # 193) is ...............................8.000
//
  TEST PI OFFSET for pin "C0166" (PI # 196) is ......8.000
//
  TEST PI OFFSET for pin "C0167" (PI # 197) is .....8.000
//
//
  SCAN FORMAT.SerialSCAN OVERLAP.yesSCAN PERIOD.80.000SCAN TIME UNITS.ns
//
//
                                                    //
  SCAN PULSE WIDTH.....8.000
 SCAN STROBE OFFSET......0.000 SCAN STROBE TYPE.....edge SCAN BIDI OFFSET......16.000
//
                                                    //
//
                                                    //
//
  SCAN PI OFFSET.....X
//
                                                    //
//
                                                    //
`timescale 1 ns / 1 ps
 module mbi SP WAFER AC;
DEFINE VARIABLES FOR ALL PRIMARY I/O PORTS
//***************************//
       [1:0200] stim PIs;
 reg
      [1:0200] part PIs;
 rea
       [1:0200] stim CIs;
 rea
       [1:0271] resp POs;
 reg
 wire
      [1:0271] part POs;
DEFINE VARIABLES FOR ALL SHIFT CHAINS
//****************************//
       [1:2556] stim SLs;
 req
       [1:0002] stim SSs;
 rea
 reg
       [1:2556] resp MLs;
```

```
OTHER DEFINITIONS
//********************
 integer CYCLE, PInum, POnum, ORnum, MODENUM, EXPNUM, SCANOPNUM, SEQNUM, TASK
 integer ERR, CMD, FID, TID, CNT, TOT, CID, LIX, MAX, FAILSETID;
 integer sim start [1:15], sim count [1:15];
       [1:\overline{8}185] name POs [1:\overline{0}271];
       sim_trace, sim_heart, sim_range, failset, global_term;
       [1:800] PATTERN, pattern, TESTFILE, SOD, EOD;
 reg
 reg
        [1:8184] FILE, COMMENT;
         no Pin Found;
INSTANTIATE THE STRUCTURE AND CONNECT TO VERILOG VARIABLES
//************************//
 IE06303
   IE06303 inst (
     .A0100 (part_POs[0001]), // pinName = A0100;

.A0101 (part_POs[0002]), // pinName = A0101;

.A0102 (part_POs[0003]), // pinName = A0102;
     MAKE SOME OTHER CONNECTIONS
assign // BiDi Connections
                                    pinName = A0180; tf = BIDI; te
pinName = A0181; tf = BIDI; te
pinName = A0182; tf = BIDI; te
pinName = A0183; tf = BIDI; te
     part POs[0081] = part PIs[0001],//
     part_POs[0082] = part_PIs[0002],//
     part_POs[0083] = part_PIs[0003],//
     part POs[0084] = part PIs[0004],//
     part_POS[0268] = part_PIS[0197],//
part_POS[0269] = part_PIS[0198],//
part_POS[0270] = part_PIS[0199],//
part_POS[0271] = part_PIS[0200]; // pinName = C0169; tf = BIDI; te
part_POS[0271] = part_PIS[0200]; // pinName = C0170.
 assign ( weak0, weak1 ) // Termination
     // pinName = C0168; tf = BDY +CI B
// pinName = C0169; tf = BIDI; test0
// pinName = C0170; tf = BDY SI
     part POs[0269] = global term,
     part POs[0270] = global term,
     part POs[0271] = global term;
```

```
OPEN THE FILE AND RUN SIMULATION
initial
   begin
      FILE = 0;
      sim setup;
      for ( TID = 1; TID <= 99; TID = TID + 1 ) begin
       $sformat ( TESTFILE, "TESTFILE%0d=", TID );
if ( $value$plusargs ( TESTFILE, FILE )) begin
         FID = $fopen ( FILE, "r" );
         if (FID ) sim_vector_file;
         else $display (""\n951 ERROR (TVE-951): Failed to open the file: %0s
      end
      if ( FAILSETID ) $fclose ( FAILSETID );
      if (FILE)
        $display ( "\n203 INFO (TVE-203): The total number of miscomparing vec
        $display ( "\n661 WARNING (TVE-661): No input data files found. The da
      $finish;
   end
//***********************//
                   DEFINE SIMULATION SETUP PROCEDURE
//****************************//
 task sim setup;
   begin
      TOT = 0;
      SOD = "";
      EOD = "";
      MAX = 1;
      sim trace = 1'b0;
      sim heart = 1'b0;
      sim range = 1'b1;
      global term = 1'bZ;
      failset = 1'b0;
      FAILSETID = 0;
                             // pinName = A0100;
// pinName = A0101;
// pinName = A0102;
      name POs[0001] = "A0100";
      name_POs[0002] = "A0101";
      name POs[0003] = "A0102";
      name POs[0268] = "C0167";
                                  // pinName = C0167; tf = BDY -AC BIDI
      name_{POs[0269]} = "C0168";
                                 // pinName = C0168; tf = BDY +CI BIDI
                                 // pinName = C0169; tf = BIDI; testOffs
// pinName = C0170; tf = BDY SI BDY
      name_{POs[0270]} = "C0169";
      name^{-POs[0271]} = "C0170";
      if ( $test$plusargs ( "DEBUG" ) ) sim trace = 1'b1;
```

```
if ( $test$plusargs ( "HEARTBEAT" ) ) sim heart = 1'b1;
     if ( $value$plusargs ( "START RANGE=%s", SOD ) ) sim range = 1'b0;
     if ( $value$plusargs ( "END RANGE=%s", EOD ) );
     if ( $test$plusargs ( "FAILSET" ) ) failset = 1'b1;
  end
 endtask
//***************************//
                    FAILSET SETUP PROCEDURE
 task failset setup;
  begin
     FAILSETID = $fopen ( "VER.SP WAFER AC.failset", "w" );
     if (! FAILSETID)
      $display ( "\n951 ERROR (TVE-951): Failed to open the file: VER.SP WAF
  end
 endtask
READ COMMANDS AND DATA AND RUN SIMULATION
task sim_vector_file;
  begin
     ERR = 0;
     LIX = 0;
     stim_{SLs[0001:2556]} = 2556'b0;
     resp_{MLs}[0001:2556] = 2556'bX;
     resp^POs = 0271'bX;
     $display ( "\n200 INFO (TVE-200): Reading vector file: %0s [end TVE 20
     CNT = $fscanf ( FID, "%d", CMD );
     while (CNT > 0) begin
      if ( sim trace ) $display ( "\nCommand code: %d ", CMD );
      case ( CMD )
         CNT = $fgets ( COMMENT, FID );
        end
         CNT = $fscanf ( FID, "%b", stim PIs[1:200] );
        end
        201: begin
         CNT = $fscanf (FID, "%b", stim CIs[1:200] );
        end
```

```
900, 901: begin
            CNT = $fscanf (FID, "%s", pattern );
            if (CMD == 901) PATTERN = pattern;
            if ( SOD == pattern ) begin
              sim range = 1'b1;
            end
            if (( CMD == 900 ) & sim range & sim heart ) $display ( "\n202 IN
          end
          default: begin
            $display ( "\n999 ERROR (TVE-999): Internal Program Error occurred $display ( " Unrecognized command code = 20d \n" CMD \
          end
        endcase
        if (EOD == pattern ) begin
          sim range = 1'b0;
        end
        CNT = $fscanf ( FID, "%d", CMD );
      $display ( "\n201 INFO (TVE-201): Simulation complete on vector file: \n80
      $fclose ( FID );
      TOT = TOT + ERR;
   end
 endtask
DEFINE TEST FLUSH PROCEDURE
//**************************//
 task test cycle flush;
   begin
      if ( sim trace ) $display ( "\nRunning task: test cycle flush " );
     #0.000000;
                      // 0.000000 ns; From the start of the cycle.
      part PIs[0022] = stim PIs[0022]; // pinName = A01A1; testOffset = 0
                                              pinName = A01A2; testOffset = 0
      part_PIs[0023] = stim_PIs[0023]; //
      part PIs[0024] = stim PIs[0024]; //
                                               pinName = A01A3; testOffset = 0
                                               pinName = C0166; tf = -SC
      part PIs[0196] = stim CIs[0196]; //
                                                                             BD
                                               pinName = C0167; tf = -AC
      part PIs[0197] = stim CIs[0197]; //
     #8.000000;
                    // 2\overline{4}.000000 ns; From the start of the cycle.
      part PIs[0021] = stim PIs[0021]; // pinName = A01A0; tf = -BS ; t
     \#8.00\overline{0}000; // 3\overline{2}.000000 ns; From the start of the cycle.
      part PIs[0021] = stim CIs[0021]; // pinName = A01A0; tf = -BS ; t \#9198\overline{4}.000000; 7/92016.000000 ns; From the start of the cycle.
     #9198<del>4</del>.000000;
      for ( POnum = 1; POnum <= 271; POnum = POnum + 1 ) begin</pre>
        if ((part POs[POnum] !== resp POs[POnum]) & (resp POs[POnum] !== 1'bX)
```

```
ERR = ERR + 1;
          $display ( "\n650 WARNING (TVE-650): PO miscompare at pattern: 00 a
          $display ( "
                        Expected: %b Simulated: %b On Output: %
          if (( failset ) & ( FAILSETID == 0 )) failset setup;
          if (FAILSETID ) begin
            $fdisplay (FAILSETID, "Chip %0s pad %0s pattern %0s position %0d
        end
      end
                         // 102240.000000 ns; From the start of the cycle.
      #10224.000000;
      resp POs = 0271'bX;
   end
 endtask
DEFINE TEST PROCEDURE
//*****************************
 task test cycle;
   begin
      if ( sim trace ) $display ( "\nRunning task: test_cycle " );
      #0.000000;
                      // 0.000000 ns; From the start of the cycle.
      part_PIs[0022] = stim_PIs[0022]; // pinName = A01A1; testOffset = 0
part_PIs[0023] = stim_PIs[0023]; // pinName = A01A2; testOffset = 0
part_PIs[0024] = stim_PIs[0024]; // pinName = A01A3; testOffset = 0
      part_PIs[0023] = stim_PIs[0023]; //
part_PIs[0024] = stim_PIs[0024]; //
     part_PIs[0197] = stim_CIs[0197]; // pinName = C0167; tf = \#8.00\overline{0}000; // 2\overline{4}.000000 ns; From the start of the cycle.
                                              pinName = C0167; tf = -AC BD
      part_PIs[0021] = stim_PIs[0021]; // pinName = A01A0; tf = -BS ; t
      \#8.00\overline{0}000; // 3\overline{2}.000000 ns; From the start of the cycle.
     part PIs[0021] = stim CIs[0021]; // pinName = A01A0; tf = -BS ; t \#40.0\overline{0}0000; // \overline{7}2.000000 ns; From the start of the cycle.
      for ( POnum = 1; POnum <= 271; POnum = POnum + 1 ) begin</pre>
        if ((part POs[POnum] !== resp POs[POnum]) & (resp POs[POnum] !== 1'bX)
          ERR = E\overline{R}R + 1;
          $display ( "\n650 WARNING (TVE-650): PO miscompare at pattern: %0s a
          $display ( " Expected: %b Simulated: %b On Output: %
          if (( failset ) & ( FAILSETID == 0 )) failset setup;
          if (FAILSETID ) begin
            $fdisplay (FAILSETID, "Chip %0s pad %0s pattern %0s position %0d
          end
        end
      end
      #8.000000; // 80.000000 ns; From the start of the cycle.
      resp POs = 0271'bX;
   end
 endtask
DEFINE SCAN PROCEDURE
//*****************************
 task scan cycle;
```

```
begin
              if ( sim trace ) $display ( "\nRunning task: scan cycle " );
                                                // 0.000000 ns; From the start of the cycle.
              for ( POnum = 1; POnum <= 271; POnum = POnum + 1 ) begin</pre>
                  if ((part POs[POnum] !== resp POs[POnum]) & (resp POs[POnum] !== 1'bX)
                      ERR = E\overline{R}R + 1;
                      $display ( "\n650 WARNING (TVE-650): PO miscompare at pattern: %0s a
                      $display ( "
                                                                     Expected: %b Simulated: %b On Output: %
                      if (( failset ) & ( FAILSETID == 0 )) failset setup;
                      if (FAILSETID ) begin
                         $fdisplay (FAILSETID, "Chip %0s pad %0s pattern %0s position %0d
                      end
                  end
              end
            #16.000000; // 16.000000 ns; From the start of the cycle.
              part_PIs[0022] = stim_PIs[0022]; // pinName = A01A1; testOffset = 0
               part_PIs[0023] = stim_PIs[0023]; //
b
                                                                                                 pinName = A01A2; testOffset = 0
              part \overline{P}Is[0024] = stim \overline{P}Is[0024]; //
                                                                                               pinName = A01A3; testOffset = 0
              part PIs[0200] = stim PIs[0200]; //
                                                                                               pinName = C0170; tf = SI
            \#8.00\overline{0}000; // 2\overline{4}.000000 ns; From the start of the cycle.
             part_PIS[0190] = stim_CIS[0190]; // pinName = C0160; tf = -SC part_PIS[0193] = stim_CIS[0193]; // pinName = C0163; tf = +SC pinName = C0166; tf = -SC pinName = C0166; tf = -SC pinName = C0167; tf = -AC
                                                                                                                                                              BD
                                                                                                                                                              ВD
              \#8.00\overline{0}000;
            \#8.00\overline{0}000; //4\overline{0}.000000 ns; From the start of the cycle.
              part PIs[0021] = stim PIs[0021]; // pinName = A01A0; tf = -BS ; t
            \#8.00\overline{0}000; // 4\overline{8}.000000 ns; From the start of the cycle.
             part_PIs[0021] = stim_CIs[0021]; // pinName = A01A0; tf = -BS ; t
            \#32.0\overline{0}0000; //\overline{8}0.000000 ns; From the start of the cycle.
              resp POs = 0271'bX;
        end
    endtask
//*************************//
                                                DEFINE SCAN PRECOND PROCEDURE
 //*****************************
    task Scan Preconditioning Sequence SP WAFER AC;
        begin
              if ( sim trace ) $display ( "\nRunning task: Scan Preconditioning Sequ
             stim_PIs[0026] = 1'b0; //
stim_PIs[0027] = 1'b1; //
stim_PIs[0027] = 1'b1; //
stim_PIs[0029] = 1'b0; //
stim_PIs[0191] = 1'b2; //
stim_PIs[0192] = 1'b2; //
stim_PIs[0194] = 1'b2; //
stim_PIs[0194] = 1'b2; //
stim_PIs[0198] = 1'b2; //
stim_PIs[0198
              test cycle;
```

```
test cycle;
  end
 endtask
//************************//
                DEFINE SCAN PRECOND BSR PROCEDURE
task Scan Preconditioning Sequencebsr SP WAFER AC;
  begin
     if ( sim trace ) $display ( "\nRunning task: Scan Preconditioning Sequ
  end
 endtask
DEFINE SKEWED UNLOAD PROCEDURE
 task Skewed Unload Sequence SP WAFER AC;
     if ( sim trace ) $display ( "\nRunning task: Skewed Unload Sequence SP
     stim PIs[0021] = 1'b1; // pinName = A01A0; tf = -BS ; testOffset
     scan cycle;
     stim PIs[0021] = 1'b0; // pinName = A01A0; tf = -BS; testOffset
  end
 endtask
//***************************//
             DEFINE SCAN SEQUENCE PROCEDURE
//************************//
 task Scan Sequence SP WAFER AC;
  begin
     if ( sim trace ) $display ( "\nRunning task: Scan Sequence SP WAFER AC
     for ( CYCLE = 1; CYCLE <= MAX; CYCLE = CYCLE + 1 ) begin
    #0.000000;
                 // 0.000000 ns; From the start of the cycle.
      if ((part POs[75] !== resp MLs[0+CYCLE]) & (resp MLs[0+CYCLE] !== 1'bX
        ERR = ERR + 1;
        $display ( "\n660 WARNING (TVE-660): SO miscompare at pattern: %0s a
        $display ("
                      Expected: %0b Simulated: %0b On Output:
        if (( failset ) & ( FAILSETID == 0 )) failset setup;
        if (FAILSETID ) begin
         $fdisplay (FAILSETID, "Chip %0s pad %0s pattern %0s position %0d
        end
      end
      if ((part POs[77] !== resp MLs[1278+CYCLE]) & (resp MLs[1278+CYCLE] !=
```

```
ERR = ERR + 1;
         $display ( "\n660 WARNING (TVE-660): SO miscompare at pattern: %0s a
         $display ("
                      Expected: %0b Simulated: %0b On Output:
         if (( failset ) & ( FAILSETID == 0 )) failset setup;
         if (FAILSETID ) begin
           $fdisplay (FAILSETID, "Chip %0s pad %0s pattern %0s position %0d
       end
     #16.000000;
                    // 16.000000 ns; From the start of the cycle.
     part_PIs[0191] = stim_SLs[0000+CYCLE]; // pinName = C0161; tf = S
part_PIs[0200] = stim_SLs[1278+CYCLE]; // pinName = C0170; tf = S
     \#8.00\overline{0}000;
                    // 2\overline{4}.000000 ns; From the start of the cycle.
      part PIs[0197] = 1'b1; // pinName = C0167; tf = -AC BDY BIDI;
                    // 32.000000 ns; From the start of the cycle.
     #8.000000;
     part PIs[0197] = 1'b0; // pinName = C0167; tf = -AC BDY BIDI;
     \#8.00\overline{0}000; // 40.000000 ns; From the start of the cycle.
     part PIs[0021] = 1'b1; // pinName = A01A0; tf = -BS; testOffset
     \#8.00\overline{0}000; // 48.000000 ns; From the start of the cycle.
     part_PIs[0021] = 1'b0; // pinName = A01A0; tf = -BS ; testOffset
     \#32.000000; // 80.000000 ns; From the start of the cycle.
      end
      resp MLs[0001:1278] = 1278'bX;
      resp_{MLs}[1279:2556] = 1278'bX;
      resp POs = 0271'bX;
      stim SLs[0001:1278] = 1278'b0;
      stim SLs[1279:2556] = 1278'b0;
      stim PIs = part PIs;
      CYCL\overline{E} = 0;
   end
 endtask
//*************************//
                DEFINE SKEWED LOAD PROCEDURE
//**************************//
 task Skewed Load Sequence SP WAFER AC;
   begin
      if ( sim trace ) $display ( "\nRunning task: Skewed Load Sequence SP W
                                       pinName = C0161; tf = SI
pinName = C0170; tf = SI
      stim PIs[0191] = stim SSs[0001]; //
      stim PIs[0200] = stim SSs[0002]; //
      stim PIs[0197] = 1'b1; // pinName = C0167; tf = -AC BDY BIDI;
      scan cycle;
      stim PIs[0197] = 1'b0; // pinName = C0167; tf = -AC BDY BIDI;
   end
 endtask
//***************************//
             DEFINE TIMED TEST PROCEDURE
//**************************//
 task TBautoLogicSeq1 20001221220437 0;
   begin
```

```
if ( sim trace ) $display ( "\nRunning task: TBautoLogicSeq1 200012212
      #0.125000;
                        // 0.125000 ns; From the start of the cycle.
      part_PIs[0021] = stim_PIs[0021];
part_PIs[0027] = stim_PIs[0027];
      part PIs[0200] = stim_PIs[0200];
      \#6.62\overline{5}000;
                       // 6.750000 ns;
                                          From the start of the cycle.
      part PIs[0021] = stim CIs[0021];
      #5.25<del>0</del>000;
                       // 1\overline{2}.000000 ns; From the start of the cycle.
      part PIs[0029] = stim PIs[0029];
                       // 1\overline{2}.375000 \text{ ns};
      #0.37<u>5</u>000;
                                         From the start of the cycle.
      part_PIs[0198] = stim_PIs[0198];
                       // 1\overline{3}.000000 \text{ ns};
      \#0.62\overline{5}000;
                                         From the start of the cycle.
      part PIs[0196] = stim PIs[0196];
      #0.37<del>5</del>000;
                       // 1\overline{3}.375000 \text{ ns};
                                         From the start of the cycle.
      part PIs[0192] = stim PIs[0192];
                      // 1\overline{5}.500000 ns;
      #2.12\overline{5}000;
                                         From the start of the cycle.
      part PIs[0191] = stim PIs[0191];
      \#1.50\overline{0}000; // 1\overline{7}.000000 ns; From the start of the cycle.
      part PIs[0194] = stim PIs[0194];
      \#2.62\overline{5}000; // 1\overline{9}.625000 ns; From the start of the cycle.
      stim_PIs[0021] = 1'b0;
      stim^PIs[0190] = 1'b0;
      stim^{-}PIs[0193] = 1'b1;
       stim PIs[0196] = 1'b0;
       stim^{-}PIs[0197] = 1'b0;
   end
 endtask
DEFINE TIMED TEST PROCEDURE
task TBautoLogicSeq226 20001221224029 0;
   begin
       if ( sim trace ) $display ( "\nRunning task: TBautoLogicSeq226 2000122
      #0.125000;
                       // 0.125000 ns; From the start of the cycle.
      part PIs[0196] = stim PIs[0196];
      #12.3<del>7</del>5000;
                       // \overline{1}2.500000 ns; From the start of the cycle.
      part_PIs[0196] = stim_CIs[0196];
                       // 1\overline{8}.375000 ns; From the start of the cycle.
      #5.87\overline{5}000;
      part PIs[0021] = stim PIs[0021];
      #6.62<u>5</u>000;
                       // 2\overline{5}.000000 ns; From the start of the cycle.
      part PIs[0021] = stim CIs[0021];
      \#0.12\overline{5}000;
                    // 2\overline{5}.125000 ns; From the start of the cycle.
      stim PIs[0021] = 1'b0;
       stim^{-}PIs[0190] = 1'b0;
      stim_{PIs[0193]} = 1'b1;
       stim^{-}PIs[0196] = 1'b0;
       stim^{-}PIs[0197] = 1'b0;
   end
```

Verilog Pattern Data Examples

endtask

endmodule

# **TBDpatt Language Syntax**

# **TBDpatt File Constructs**

The following are the major constructs that constitute a TBDpatt file:

**Keyword** - Keywords are a basic unit of the TBDpatt syntax. Keywords imply a specific meaning to the TBDpatt parser. A keyword is an alphanumeric string that does not contain white space. Keywords may contain underscores.

**Delimiter** - Delimiters are single characters that are used to signify the beginning and/or end of a particular syntactic construct. For example, the end of a statement, the end of a list, or the end of a list item. Whether or not a particular character is acting as a delimiter may depend upon the context. For example, a blank, tab or newline serves as a delimiter among keywords, but not within a string value. TBDpatt uses the following characters as delimiters:

Delimiter Name	Character
Blank	
Tab	
Newline	
Semicolon	;
Colon	:
Parentheses	( )
Equal	=
Double quote	II
Quotation	,
Brackets	[ ]
Number sign	#

**TBDpatt Language Syntax** 

Value - A value is a delimited string that appears in TBDpatt that has no implicit meaning to the TBDpatt parser. Values typically appear on the right-hand side of an equal sign. Value delimiters vary, depending on the context.

Statement - A statement is a syntactically complete entity within the TBDpatt file. It is composed of keywords, values and delimiters. All statements end with a semicolon.

Attribute list - An attribute list is enclosed in parentheses, and the attributes are separated by commas. Each attribute is either a keyword or keyword=value. Attribute lists may appear at various locations within the TBDpatt file.

Vector - A vector is a series of logic values that fully specifies the value of a given set of pins or blocks in the model. A vector is numbered by position from left to right, with the first position being one. The correspondence between vector value position and the model entity to which the value belongs is established by use of a vector correspondence file.

Block - This is a container for other blocks and data. A block has start and stop statements. A block has scope, such that everything appearing after the start of the block and prior to the end of the block is considered to be contained within that block. Blocks have attributes that apply to the entire scope of the block. A block is started using the delimiter [, followed by the required block type, followed by an optional block id. For example,

```
[ Test Section 1.5;
```

signifies the beginning of the fifth test section block within the first experiment in a TBDpatt file. Optionally, following the block id if it's present, else following the block type, is an attribute list associated with that block. For instance,

```
[ Test_Section 1.5 (tester_termination=0,
    termination domination=tester);
```

specifies a pair of attribute values that are associated with Test Section 1.5. So, a complete block construct has the following form:

```
[ Test_Section 1.5 (tester_termination=1,
termination_domination=tester);
    [ Tester_Loop 1.5.1;
        [ Test_Procedure 1.5.1.1;
        ...
        ] Test_Procedure 1.5.1.1;
        ] Tester_Loop 1.5.1;
        ...
]Test Section 1.5;
```

Block ids are present only for the convenience of the human reader. When the TBDpatt file is processed for input, block ids are ignored.

The following block types are currently supported:

```
Experiment
Test Section
```

**TBDpatt Language Syntax** 

```
Tester_Loop
Test_Procedure
Test_Sequence
Pattern
```

Event - Events occur within pattern blocks, and the order in which the events appear correspond to the point in the simulation at which a given event occurred. Events have an optional associated id. As with block ids, event ids are useful only for the human reader, and are ignored by the TBDpatt parsing program.

Each event has an associated type that identifies the kind of test data it contains. Each event contains only one type of test data.

For more details, refer to "Event" on page 38.

The format of the data contained within the event is dependent on the event type and the global TBDpatt format.

Some sample events follow:

Comment - Comments are useful for annotating a TBDpatt file so that the file is easier to understand. Comments are not imported into the TBD binary file. Comments begin with the number sign (#) and end with the newline character (end of line). A comment may appear on the same line following other non-commentary TBDpatt constructs, or on a line by itself.

Here are some examples of legal comments:

**TBDpatt Language Syntax** 

# **TBDpatt Language Definition**

Some earlier syntax will no longer be documented in this manual. Read Vectors will continue to accept the syntax even though it is not documented.

Syntax notation is defined as follows:

- : := is the definition symbol, read "is defined as". The definition is everything following the : := symbol, up to the next blank line.
- variables of the language are italicized and are to be replaced by their definition For example,

pattern

is to be replaced by the definition for *pattern*.

elements of the language which are to be typed as shown are in bold. For example,

#### [ Pattern

is to be typed exactly as shown when writing a TBDpatt file.

- Optional items are surrounded by braces, like this: {optional item}.
- An asterisk signifies that the preceding item may be repeated an indefinite number of times. *item*\* means a sequence of one or more occurrences of *item*. { *item* \*} or { *item* } \* signifies that *item* may be repeated 0 or more times.

The vertical bar (" | ") separates mutually exclusive alternatives.

- ☐ The first choice is from the end of the : : = to the first
- ☐ The second choice is from the first | to the second | (or the end of the line)
- ☐ The third choice is from the second | to the third | (or the end of the line), etc. For example,

```
X : := ABC \mid XYZ
```

means that item x may be either the character string "ABC" or the character string "XYZ".

- All other characters and symbols are to be interpreted literally.
- blank is defined to be an explicit blank character

The language definition is in a top-down order, high-level down to low-level; references precede definitions.

**TBDpatt Language Syntax** 

The TBDpatt language definition follows:

## **TBDpatt Language High-level Syntax**

```
TBD_ascii_patterns_file ::= TBDpatt
<u>TBDseaPtt</u>
asterisk ::= *
bit ::= 0 | 1
bit_data ::=
bit_position = logic_value
bit_position ::= positive integer
bit_string ::= bit*
channel scan attribute ::=
        block_signature_register | skewed_load
          skewed_unload | fast_forward
          fast_forward_save
character_string ::= string character*
comment ::= #
{comment character*}
comment_character::=
string character
! | @ | # | $ |
& | <u>asterisk</u> | ( | ) | + |
   [ ]
   : | ; |
component ::= positive integer{.positive integer} *
d ::= decimal_digit
```

```
data ::= <u>quoted character string</u>
datetime ::= <u>yyyymmddtttttt</u>
decimal_digit ::=
0 | positive digit
decimal fraction ::=
{unsigned_integer}.decimal_digit*
default_value ::=
0 | 1 | X |
scan_0 | scan_1
default_value_attribute ::= default_value=
<u>default value</u>
diagnostic_pin_type ::=
Driver | Receiver
diagnostic text ::= stuck driver fault
shorted net fault;
domination_type ::= tester | product
event_name_and_data ::=
          <u>stim_measure_scan_pulse_response_or_expect_event</u>
          <u>lbist or wrpt event</u>
          <u>miscellaneous_event</u>
event_user_object ::= <u>keyed data</u>
expect_event_data ::= node_data;
{Detected_fault: diagnostic text} *
experiment ::=
           [ Experiment <u>name</u> { <u>component</u> }
({TDM});
           { experiment user object * }
            <u>test section attribute</u> {, <u>test section attribute</u>});
            { test_section_user_object*}
            { [ Tester_Loop { component} }
```

```
({procedures have memory});
                  { tester loop user object * }
                  { [ Test_Procedure { <u>component</u>}}
({test procedure attribute{, test procedure attribute} *});
                      { test procedure user object * }
                      { [Test Sequence { component} }
({test sequence attribute{, test sequence attribute} *});
                         {test sequence user object*}
                         { [ Pattern { component} }
({pattern attribute{, pattern attribute} *});
                            { pattern user object * }
                       {Event { component} event_name_and_data; } *
                            { event user object*}
                          ] {Pattern} {component}; }*
                          ] {Test_Sequence} { component }; } *
                    ] {Test_Procedure} { component }; } *
                 [ Tester_Loop { component }; } *
              ] {Test Section} {component}; }*
          ] {Experiment {name}} {component};
experiment_user_object ::= keyed_data
sequence definition
fault_type ::=
static_faults | iddq_faults |
dynamic_faults | driverReceiver_faults
flat_index ::= unsigned integer
force event attribute ::= hold
form_type ::= name | hier_index | flat_index
hex_string ::= {decimal digit |
a | b | c | d |
    f | A |
            В
C |
    D
        E
} *
hierarchical_model_entity_name ::=
"character string"
```

```
hierblock_index ::= unsigned integer
ignore_data ::= { ignore_value } *
{ node identifier = ignore value} *
Ignore_Measures ::= [Ignore_Measures;
                         { Ignore_Latches(default_value=1 | 0):
ignore data;}
                         {Ignore POs(default value=1 | 0):
ignore data;}
                       ] {Ignore_Measures};
## (default_value=1 | 0) is an optional entry
## By default, default_value=0 that means latches and PO's will
be measured
## Example: Mask all PO's and Mask all measurable Latches except
the 4 explicitly listed
## [ Test Procedure 3.1.1.5 () ;
## [Ignore Measures;
## Ignore_Latches(default_value=1):
## "Block.f.1.top.nl.SCO_NEWPINS.B002.I0.nlat_LATCH"=0
## "Block.f.l.top.nl.SCO NEWPINS.B002.I1.nlat LATCH"=0
## "Block.f.1.top.n1.SCO_NEWPINS.B002.I2.nlat_LATCH"=0
## "Block.f.l.top.nl.SCO_NEWPINS.B002.I3_nlat_LATCH"=0 ;
## Ignore_POs(default_value=1): ;
## ] Ignore_Measures;
ignore_value ::= 0 | 1
internal_logic_value ::=
0
    1
       x
            \mathbf{z}
        1
u
    Z
        d |
b
    C
            m
    \mathbf{n}
       р
W
            q
н
internal_response_data ::=
node identifier{time unsigned integer
= internal logic value} *
iteration attribute ::=
<u>iteration count</u> | fast_forward
iteration count ::=
iteration = positive integer
```

```
key ::= <u>quoted character string</u>
keyed_data ::= [ Keyed_Data ;
                      \{\underline{kev} = \underline{data}\}^*
                      ] {Keyed Data};
lbist_or_wrpt_event ::=
        Channel_Scan ({channel_scan_attribute
{, channel scan attribute} *});
| Connect_Tester_PRPG ({ timed type attribute}): node identifier*
         Effective Cycle Mask (): <u>hex string</u>*
         Latch_Values (signature event attribute list):
hex_string*
         Latch_Weight (): weight_data
          PI_Weight (): weight data
         Product_PRPG_Signature (iteration attribute):
Product LFSR State*
         Product MISR Signature
(signature event attribute list): Product LFSR State*
          Pulse Tester PRPG Clocks ({timed type attribute})
          Pulse_Tester_SISR_Clocks ({timed type attribute})
         Tester_PRPG_Seed (): tester LFSR state*
         Tester_PRPG_Signature (<u>iteration_attribute</u>):
        tester LFSR state*
        Tester_SISR_Signature
(signature event attribute list):
        tester LFSR state*
         Tester_SISR_Mask (): bit string
          Tester SISR Seed ({fast forward}): tester LFSR state*
leading_zeros ::= 0*
Lineholds ::= [Lineholds:
             { node identifier=logic value(linehold source); } *
             [] {Lineholds};
linehold_source ::= PTU_generated | app_generated
load_data ::=
stim vector data | bit data
load_event_attribute_list ::=
```

```
stimregister id , number shifts
logic_test_type ::=
static | dynamic
logic\_value ::= 0 \mid 1 \mid x \mid Z
100p_type ::= loop,
               repeat attribute
lowercase_alphabetic ::=
        c
    b
            đ
    f
        g
i
   j
        k
m
    n
        0
    r
        s
a |
      w
    v
Y
    Z
m ::= <u>decimal digit</u>
macro_index ::= unsigned_integer
macro_tester_loop_data ::= [Macro_Tester_Loop
                        (macro_algorithm=name, mic_name=name);
                         macros_in_group=(hierblock index{, macro
index} *);
                         ] {Macro Tester Loop};
macro_test_procedure_data ::=
[Macro_Test_Procedure(macro_operation=name);
                     ] {Macro_Test_Procedure};
macro_test_sequence_data ::= [Macro_Test_Sequence;
                    macros_in_subgroup = (hierblock index{,
macro index) *);
                    ] {Macro Test Sequence};
measure_event_data ::=
<u>measure_vector_data</u> | <u>node_data</u>*
```

```
measure_register_data ::= [Measure_Register
                    (Measure_Register=unsigned integer,
                      Scan Out=nodeID,
                      Scan_Length=unsigned integer,
                    Load_Section_Preconditioning_Sequence=name,
                      Load Sequence=name);
                       ] {Measure_Register};
measureregister_id ::=
real integer
measure_vector_data ::= logic_value*
miscellaneous_event ::=
           Apply (): name
           Begin_Test_Mode (): name
           Repeat (): positive integer
mode_type ::= node | vector
name ::= <u>character string</u>
"<u>character string</u>"
node_data ::=
<u>node identifier</u> = <u>logic value</u>
nodeID ::= unsigned integer
node_identifier ::= hierarchical_model_entity_name
TB_hiermodel_pin_index | flat_index
node_type ::= PI | PO | PPI | cut_point
number_repeats ::= unsigned_integer
number_shifts ::=
real integer
ObservePoints ::= [Observe_Points:
                     { node identifier*};
                     ] {Observe_Points};
```

```
one_half ::= -1
optional_timing_data_attribute ::= maximum_path_length=time
                         minimum_path_length=time
                          cycles to repeat
                         early =
(unsigned real number, unsigned real number, unsigned real numbe
<u>r</u>)
                         late =
(unsigned real number, unsigned real number, unsigned real numbe
<u>r</u>)
                          delay_file_name="character string"
delay_file_date_time_stamp="character_string"
delay_file_audit_string="character_string"
                        VDD = "<u>character string</u>"
                          VTT = "character string"
                          temp = "character string"
optional_wait_osc_attribute ::= nostability | off
osc_cycles_attribute ::= cycles=positive integer
osc_down_attribute ::= down=unsigned real number
osc_up_attribute ::= up=unsigned real number
pattern_attribute ::=
<u>pattern type attribute</u> | miscompare
pattern_type ::=
static | dynamic |
begin_loop | end_loop
pattern_type_attribute ::=
pattern_type = pattern_type
```

```
pattern_user_object ::= keyed data
pin_data ::=
pin_name=nodeID | {tf=polarity | test func}
pin_name ::= name
Pin_Timing ::= [Pin_Timing:
                 { <a href="mailto:Pin Timing_entry">Pin Timing_entry</a>*}
                 ] {Pin_Timing};
Pin Timing cycle ::=
tester_cycle time cycle info;
Pin_Timing_entry ::= Pin_Timing_list
Pin Timing cycle
Pin Timing list ::= TimingType
<u>TimingValues</u> <u>time cycle info</u> event
positive integer
node type timing node identifier;
pi_vector_data ::= [PI_Vector():pin data*;
                     ] {PI_Vector};
polarity ::= + | - | Z
positive digit ::=
   2 | 3 | 4
5
positive_integer ::=
{ leading zeros} positive_digit { decimal_digit* }
po_vector_data ::= [PO_Vector():pin_data*;
                     ] {PO Vector};
PPI_data ::= PPI name = PPI value
```

```
PPI_name ::= "character string"
PPI_value ::= bit
Product_LFSR_State ::= hex string
quoted_character_string ::=
"comment character*"
real integer ::=
unsigned integer{.}
repeat_attribute ::=
repeat=positive integer
seq_audit_attribute ::= Forces_unverified
                        Forces_verified
                         Forces bad
                         PPI unverified
                         PPI_verified
                         PPI bad
                         Failed verification
                         Invalid_oscillator
seq_audit_attribute_list ::= seq_audit_attribute*
seq_def_attribute ::= sequence type | repeat attribute |
sequences_have_memory | seq_audit_attribute_list
seq_def_attribute_list ::= seq_def_attribute*
sequence_def_id ::= [SeqDef = (name, "datetime") ] {SeqDef} ;
seqdef_user_object ::= keyed_data | timing_data
<u>setup seg name</u>
```

```
sequence_definition ::=
           [ Define_Sequence <u>name</u> { <u>datetime</u>}
{component}
            ({seg def attribute list});
            { <u>seadef user object</u> * }
                        { [ Pattern { component }
({pattern_attribute{,pattern_attribute} *});
                            { pattern user object*}
                       { Event { <u>component</u>} <u>event_name_and_data;</u>} *
                            ] {Pattern} {component}; }*
           1 {Define_Sequence {name}}{component};
sequence_type ::=
                 modeinit | scanop
                scanentry | scansection
                scanexit | scanprecond
               | skewunload | scansequence
                scanlastbit | skewload
                | scansectionexit | loadsuffix
               | prpgsave | prpgrestore
               | test | setup
Setup_Patterns ::= [Setup_Patterns {block id};
                              { [Pattern { component} }
({pattern_attribute{,pattern_attribute}*});
                              {pattern_user_object*}
                              {Event {component}}
event name and data; } *
                              1 {Pattern} {component}; }*
                       1 {Setup_Patterns} {block id};
setup_seq_name ::= [ SetupSeq = name
] ;
```

```
shorted_net_fault ::=
SNT on Net node identifier
signature_event_attribute_list ::=
iteration attribute{, final}
special_string_character ::=
| $ | @
start_osc_attribute ::= osc_cycles_attribute | osc_up_attribute
osc down attribute
start_osc_attribute_list ::= <u>start_osc_attribute</u>*
stim data ::= <u>stim vector data</u> | <u>node data</u>*
stim_measure_scan_pulse_response_or_expect_event ::=
         Skewed Scan Unload ({ default value attribute}):
measure_event_data
         Expect ({timed type attribute}): expect event data
         | Force ({force event attribute}): node data*
         Internal_Response (): internal_response_data
          Measure_Scan_Data (): node identifier*
          Scan_Unload ({default value attribute}):
{measure event data}
          Measure_PO ({timed type attribute}):
{measure event data}
          Measure Current ()
           Pulse ({timed type attribute}): {node identifier =
polarity \ *
         | Pulse_PPI ({timed type attribute}): {PPI name =
polarity \ *
         | Put_Stim_PI : stim_data
          Release : node identifier*
         Set_Scan_Data (): node_identifier*
```

```
| Start_Osc ({start osc attribute list}):
{ node identifier = polarity} *
            Stim_Clock ({timed type attribute}): node data*
            Scan_Load ({default value attribute}): stim data
            i ({default value attribute}): stim data
            Stim_PI ({timed type attribute}): stim_data
            Stim PI Plus Random ({timed type attribute}):
stim data
           Stim_PPI ({timed type attribute}):
PPI data*
           Stim_PPI_Clock ({timed type attribute}):
PPI data*
           Stop_Osc : PPI data*
           Load_SR ({load_event_attribute_list}): load_data
            Skewed Load SR ({ <u>load event attribute list</u>}):
load data
          Unload_SR ({unload event attribute list}):
<u>unload data</u>
          | Skewed_Unload_SR ({unload_event_attribute_list}):
<u>unload</u>data
          | Wait_Osc (wait osc attribute list) PPI name
stim_register_data ::= [Stim_Register
                       (Stim_Register=unsigned integer,
                       (Scan In=nodeID,
                       (Scan_Length=unsigned integer,
                       Load_Section_Preconditioning_Sequence=name,
                       (Load_Sequence=name);
                        ] {Stim Register};
stimregister id ::=
real integer
stim vector data ::=
\{0 \mid 1 \mid x \mid Z \mid
. } *
string_character ::= <u>decimal digit</u> |
```

```
<u>lowercase alphabetic</u> |
             <u>uppercase alphabetic</u> | <u>special string character</u>
stuck_driver_fault ::=
SDT on diagnostic pin type Pin
node identifier
t ::= decimal digit
TBDpatt ::=
                  TBDpatt_Format ({mode
=mode type, }model entity form=form type );
                  { <u>vector correspondence data</u>}
                  { test pattern audit summary}
                  experiment*
TBDseqPatt ::=
                  TBDpatt Format ({mode
=mode type, }model_entity_form=form type );
                  { vector correspondence data}
                  { test pattern audit summary}
                  sequence definition*
TB_hiermodel_pin_index ::= unsigned_integer
termination_type ::=
0 | 1 | none
test_coverage_attribute ::=
fault type=unsigned integer
percent fault type=
unsigned real number
tester_LFSR_state ::=
node identifier = hex_string
tester_loop_user_object ::= keyed_data
<u>macro tester loop data</u>
test_func ::=
AC AS
        BC
               \mathbf{BDY}
BI
     BS
          CI
               CTL
EC
    ES
          LH
               ME
```

```
OI | PC | PS | SC
SG | SI |
          SO | TI
NIL | NIC
test_pattern_audit_summary ::= comment*
test_procedure_attribute ::= sequences_have_memory
                                 slow to turn off
                                 type = test_procedure_type
                                 non-uniform_sequences
                                 test coverage attribute
test_procedure_type ::=
init | normal
test_procedure_user_object ::= <u>keyed data</u>
macro test procedure data
test section attribute ::=
                        tester_termination = termination type
                        termination domination = domination type
                        test_type= logic test type
                        test_section_type= test_section_type
                        pin timing
                        tester PRPGs
                        tester_signatures
                        product PRPGs
                        product signatures
                        fast_forward
                        fast forward pins
                        fast_forward_sequences
test_section_type ::=
                      logic | logic_WRP
                         logic_LBIST | flush
                         scan | driver_receiver
                        macro | IDDq
                        channel scan
                         IEEE 1149.1 integrity
                        ICT_stuck_driver
                        ICT stuck driver diagnostic
                        ICT_shorted_nets_log(n+2)
                        ICT_shorted_nets_2*logn
```

```
ICT_shorted_nets_n+1
                        IOWRAP_stuck_driver
                        IOWRAP shorted nets log(n+2)
                        IOWRAP_shorted_nets_2*logn
                        IOWRAP_shorted_nets_n+1
                        path
test_section_user_object ::= keved data
test_sequence_attribute ::=
                              type = test sequence type
                              miscompare
                              <u>seq audit attribute list</u>
test_sequence_type ::=
normal | init | setup |
loop type
test_sequence_user_object ::= timing_id | sequence_def_id |
macro test sequence data
time ::= unsigned real_number
time scale
time_cycle_info ::=
time cycle positive integer
timed_type ::=
release propagate
capture | none
timed_type_attribute ::=
timed_type = timed_type
time_scale ::=
ps ns us
ms s
timing_data ::= [Timing_Data { name } { component }
                     (timing_data_attribute_list)
                     {Lineholds}
```

```
{ ObservePoints}
                      { <a href="Ignore Measures">Ignore Measures</a>}
                      { <u>Setup_Patterns</u>}
                      Pin Timing
                      ] {Timing_Data} {component};
timing_data_attribute_list ::= timing data type,
                                number_of_cycles=positive integer
                                { optional timing data attribute}
timing_data_type ::=
manual automatic
timing_id ::= [Timing_ID =
positive integer ];
timing_node_identifier ::= node_identifier | PPI_name
TimingType ::=
stim_PIs | stim_clocks |
stim_PPIs | stim_PPI_clocks |
leading_edge_of_pulse
trailing_edge_of_pulse
leading_edge_of_PPI_pulse | trailing_edge_of_PPI_pulse |
PO_strobe
TimingValues ::=
Rising | Falling | RorF | to_Z
unload data ::=
measure vector data | bit data
unload event attribute list ::=
<u>measureregister id</u> , <u>number shifts</u>
unsigned_integer ::= decimal_digit*
```

```
unsigned_real_number ::= real integer
decimal fraction
unweighted ::= -.
uppercase_alphabetic ::=
A
    В
        C
            D
Е
    F
        G
            Н
Ι
   J
      | K |
            L
М
   N
        0
            P
Q
    R
        S
            Т
U
    V
        W
X
    Y
        Z
vector_correspondence_data ::= comment*
wait_osc_attribute_list ::= osc_cycles_attribute
{optional wait osc attribute} *
weight ::=
S0
     S1 | A1 | A2
A3
     A4 | A5 | A6
A7
     01
          02
               03
04 | 05 | 06 | 07
unweighted | one half
weight_bit_data ::=
weight_vector | {bit_position=weight} *
weight_data ::=
weight vector
{ node_identifier=weight} *
weight_vector ::= weight*
y ::= <u>decimal dig</u>it
```

# Index

## **Numerics**

1149.1 mode init example with user-supplied custom scan sequence 209

## Α

AC TBDpatt example 206
Appendix E, "STIL Pattern Data
Examples" 160
Appendix E, "Verilog Pattern Data
Examples" 160
application object 110
asterisk 313

## В

bit 313 bit\_data 313 bit\_position 313 bit\_string 313

## C

channel\_scan\_attribute 313
character\_string 313
comment 313
comment\_character 313
comments - TBDpatt 23
component 313
controlpipelinefill, sequence type attribute 113
customer service, contacting 9

## D

d 313 data 314 datetime 314 decimal\_digit 314 decimal\_fraction 314 default value 314 default\_value\_attribute 314

Define\_Sequence
 overview and attributes 111
 types 113

diagnostic\_pin\_type 314

diagnostic\_text 314

diagobserve, sequence type attribute 115

diagreturn, sequence type attribute 116

domination\_type 314

## E

Encounter Test
pattern data examples 199
event - Diagnostic\_Scan\_Unload 55
event Diagnostic\_Skewed\_Scan\_Unload 55
event - Dummy\_Scan\_Load 58
event - Dummy\_Scan\_Unload 57
event - Dummy\_Skewed\_Scan\_Load 59
event - Dummy\_Skewed\_Scan\_Unload 56
event\_name\_and\_data 314
event\_user\_object 314
experiment 314
experiment statement example 25
experiment\_user\_object 315

## F

fault\_type 315 flat\_index 315 force\_event\_attribute 315 form\_type 315

## Н

help, accessing <u>8</u> hex\_string <u>315</u> hierarchical\_model\_entity\_name <u>315</u> hierblock\_index <u>316</u>

### I

ignore\_data 316 Ignore\_Latches 125 Ignore\_Measures 125, 316 ignore\_value 316 internal\_logic\_value 316 internal\_response\_data 316 iteration\_attribute 316 iteration\_count 316

## K

keyed data 137 keyed\_data 317

## L

language definition 312
language syntax 309
lbist\_or\_wrpt\_event 317
leading\_zeros 317
linehold\_source 317
Lineholds 317
load\_data 317
load\_event\_attribute\_list 317
loadsuffix, sequence type attribute 117
logic\_test\_type 318
logic\_value 318
lowercase alphabetic 318

## M

m 318
macro\_index 318
macro\_test\_procedure\_data 318
macro\_test\_sequence\_data 318
macro\_tester\_loop\_data 318
macro\_tester\_loop\_data 318
measure\_event\_data 318
measure\_register\_data 319
measure\_vector\_data 319
measureregister\_id 319
miscellaneous\_event 319
misrobserve, sequence type attribute 115
misrreset, sequence type attribute 115

mode\_type 319 modeinit, sequence type attribute 113

### N

name 319
node list format example 203
node\_data 319
node\_identifier 319
node\_type 319
nodeID 319
nonscanflush, sequence type attribute 116
non-uniform sequences 31
number\_repeats 319
number\_shifts 319

## 0

ObservePoints 319
one\_half 320
optional\_timing\_data\_attribute 320
optional\_wait\_osc\_attribute 320
osc\_cycles\_attribute 320
osc\_down\_attribute 320
osc\_up\_attribute 320

## P

pattern statement example pattern\_attribute 320 pattern\_source object 131 pattern\_type 320 pattern\_type\_attribute 320 pattern\_user\_object 321 pi\_vector\_data 321 pin\_data <u>321</u> pin\_name 321 Pin\_Timing 321 Pin\_Timing\_cycle Pin\_Timing\_entry 321 Pin\_Timing\_list 321 po\_vector\_data 321 polarity <u>321</u> positive\_digit <u>321</u> positive integer 321 PPI\_data 321 PPI\_name 322 PPI\_value 322

premanipulate_copy attribute 120 Product_LFSR_State 322 prpgrestore, sequence type attribute 117 prpgsave, sequence type attribute 117	start_osc_attribute_list 324 STIL (Standard Test Interface Language) pattern data format 159 pattern data format example 261 stim_data 324 stim_measure_scan_pulse_response_or_e xpect_even 324
Q	
quoted_character_string <u>322</u>	stim_register_data <u>325</u> stim_vector_data <u>325</u> stimregister_id <u>325</u> string_character_325
R	string_character <u>325</u> stuck_driver_fault <u>326</u>
real_integer <u>322</u> repeat_attribute <u>322</u>	T
S	t <u>326</u> TB_hiermodel_pin_index <u>326</u> TBDpatt <u>326</u>
scan operation structure 197 scanentry, sequence type attribute 114 scanexit, sequence type attribute 113 scanop, sequence type attribute 113 scanprecond, sequence type attribute 114 scansection, sequence type attribute 114 scansectionexit, sequence type attribute 116 scansequence, sequence type attribute 114 seq_audit_attribute 322 seq_audit_attribute_list 322 seq_def_attribute_list 322 seq_def_attribute_list 322 seq_def_attribute_list 322 sequence_def_id 322 sequence_def_id 322 sequence_definition 323 sequence_type 323 Setup_Patterns 323 setup_seq_name 323 setup, sequence type attribute 117	TBDpatt file language definition 312 language syntax 309 summary information 138  TBDpatt format description 15 event 38 experiment 25 pattern 37 test_procedure 31 test_section 26 test_sequence 34 tester_loop 29  TBDpatt_Format statement 23 TBDseqPatt 326 TBDseqPatt format description 15 termination_type 326 test data interface overview 11 test pattern data overview 12
shorted_net_fault 324 signature_event_attribute_list 324 sigobs, sequence type attribute 117 skewload, sequence type attribute 116 skewunload, sequence type attribute 114	test_coverage_attribute 326 test_func 326 test_pattern_audit_summary 327 Test_Procedure 31 Test_Procedure statement example 33
sort_keys <u>124</u> special_string_character <u>324</u> Standard Test Interface Language (STIL) pattern data format <u>159</u> pattern data format example <u>261</u> start_osc_attribute <u>324</u>	test_procedure_attribute 327 test_procedure_type 327 test_procedure_user_object 327 Test_Section 26 Test_Section statement example 29 test_section_attribute 327

test\_section\_type 327 test\_section\_user\_object 328 Test\_Sequence 34 Test Sequence example 36 test\_sequence\_attribute 328 test\_sequence\_type 328 test\_sequence\_user\_object 328 test, sequence type attribute 117 tester\_LFSR\_state 326 Tester\_Loop 29 tester\_loop\_user\_object 326 time <u>328</u> time\_cycle\_info 328 time\_scale 328 timed type 39, 328 timed\_type\_attribute 328 timing data 131 timing\_data 328 timing\_data\_attribute\_list 329 timing\_data\_type 329 timing\_id 329 timing\_node\_identifier 329 TimingType 329 TimingValues 329

## U

unload\_data 329
unload\_event\_attribute\_list 329
unsigned\_integer 329
unsigned\_real\_number 330
unweighted 330
uppercase\_alphabetic 330
using Encounter Test
online help 8

## V

vector format example 199
vector\_correspondence\_data 330
Verilog
pattern data format 285
pattern data format example 285
Verilog pattern data
pattern data format example 285

### W

wait\_osc\_attribute\_list 330
weight 330
weight\_bit\_data 330
weight\_data 330
weight\_vector 330
WGL (Waveform Generation Language)
pattern data format 144
pattern data format example 213

### Y

y <u>330</u>