TOPICS: · SRAM ·NRAM

## Memory

6T = 6 Transistor Bit

1T = 1 Transistor (+

Capacitor) Bit Cell

Cell

This lesson discusses the basic 1 bit DRAM and SRAM. Then expands to discuss the organization of a large scale memory system, including row and column reads and writes. Memory controllers and their role in DRAM is also explained.

The RANDOM ACCESS part in both names simply refers to the fact that we can access any memory location by address without needing to go through all the memory locations. So random access is as Memory Technology: SRAM and DRAM opposed to sequential access like a tape, where you have to actually scan through the whole tape to get somewhere

SRAM = static random access memory. Static = retains data when power is on.

DRAM = dynamic random access memory. <u>Dynamic</u> = loses data unless refreshed.(even if connected to a power source!) DRAM has "Destructive Reads" (the capacitor drains through the Bitline when the Wordline is selected)

SRAM requires more transistors than DRAM, but is faster. Note that both of these types of memory will lose data when the power is not supplied. However, even with power, DRAM is "leaky" and needs to be continuously refreshed.

SRAM is faster and simpler (no refreshing) than DRAM, but takes more transistors = costly.

## **Memory Chip Organization**

Memory is organized and accessed using Row Decoders and Column Decoders.

So a row can be written and read at the same time, this is called fast page mode.

On Read, we read the whole Row/wordline out and then select the SINGLE BIT we want from that row.

On Writes, we first READ THE WHOLE ROW, update the bit(s) of interest in the row, and then PUSH the new, updated ROW back to the wordline

Using the fast page mode, memory can be read in a more efficient order.

Using the fast page mode, memory can be read in a more efficient order.

Nothing to do with Virtual Mem Pages.

Fast-Page Mode - The "Row Buffer" is like a Cache, and Fast-Page Mode is similar to the Write-Opening Up A "Page" = Trigger Row Decoder, Read into Sense Amplifier, store in Row Buffer. - Closing the "Page" = Sense Amplifier "writes" the Row Buffer contents back to the Wordline

Open the "Page" -> Multiple Reads/Writes -> Close the Page (Always need to close the page, even for {destructive} reads)

## Connecting DRAM to the Processor


DRAM is accessed to the processor through the front-side bus using a memory controller. The downside of this is the DRAM must be much more standardized and inflexible to work with the on chip memory controller.


Old Architecture = CPU Chip (contains Core + Caches) -> Front-Size Bus -> Memory Controller -> Memory Channels -> DRAMs - Both the Front-Side Bus and the Memory Channel added "travel" latency to the data transfer from DRAM to the Last Level Cache.

New Architecture = CPU Chip (contains Core + Caches + Memory Controller) -> Memory Channels -> DRAMs

- This is much faster, but requires the DRAMs to adhere to a much stricter standard interface in order to communicate with the smaller, on-chip Memory

Controller





For SRAM:

- On reads, we read the different between b & b' to determine the direction (which gives us 0 or 1).
- On write, set both b and b' to "overpower" the inverter circuit and set the value.
- Row Decoder Given Row Address, decides which Wordline (blue) to activate.
- Bit Lines (red) are long and are affected by physics. Use 1 "Sense Amplifier" to mitigate. - For DRAM (which has Destructive Reads), the Sense Amplifier must Rewrite After Read.
- The Amplified Bitline Output goes into a "Row Buffer" that stores the whole outputted Row.
- Row Buffer feeds data to the "Column Decoder" selects 1 Bit from the Entire Row.
- Want to read more than one bit? Replicate the structure to select more bits.



