

# **CMOS 16-BIT MICROPROCESSOR**

#### **FEATURES**

- Advanced CMOS design for low power consumption and increased noise immunity
- Single 5 V power supply
- Emulation mode allows complete hardware and software compatibility with 6502 designs
- 24-bit address bus allows access to 16M bytes of memory space
- Full 16-bit ALU, Accumulator, Stack Pointer, and Index Registers
- Valid data address (VDA) and valid program address (VPA) output allows dual cache and cycle steal DMA implementation
- Vector pull (VP) output indicates when interrupt vectors are being addressed
- VP may be used to implement vectored interrupt design
- ABORT input and associated vector supports interrupting any instruction without modifying internal registers
- · Separate program and data bank

registers allow program segmentation

- New Direct Register allows "zero page" addressing anywhere in first 64k bytes of memory
- 24 addressing modes: 13 original 6502 modes plus 11 new addressing modes, with 91 instructions using 255 opcodes
- New Wait for Interrupt (WAI) and Stop the Clock (STP) instructions further reduce power consumption, decrease interrupt latency and allow synchronization with external events
- New Coprocessor (COP) instruction with associated vector supports coprocessor configurations (e.g., floating point processors)

## **DESCRIPTION**

The VL65C816 is a CMOS 16-bit microprocessor featuring total software compatibility with its 8-bit NMOS and CMOS 6500-series predecessors. The VL65C816 extends addressing to a full 16 megabytes. The device offers many


advantages of CMOS technology, including increased noise immunity, higher reliability, and greatly reduced power requirements. A software switch determines whether the processor is in the 8-bit "emulation" mode or in the "native" mode, thus allowing existing systems to use the expanded features.

The Accumulator, ALU, X and Y Index registers, and Stack Pointer Register have all been extended to 16 bits. A new 16-bit Direct Page Register augments the direct page addressing mode (formerly zero page addressing). Separate Program Bank and Data Bank Registers allow 24-bit memory addressing.

Four new signals provide the system designer with many options. The ABORT input can interrupt the currently executing instruction without modifying internal registers. Valid data address (VDA) and Valid program address (VPA) outputs facilitate dual cache memory by indicating whether a data segment or program segment is accessed. Modifying a vector is made easy by monitoring the vector pull (VP) output.

#### **PIN DIAGRAMS**

#### VL65C816




#### ORDER INFORMATION

Part Number	Clock Frequency	Package
VL65C816-02PC VL65C816-02CC	2 MHz	Plastic DIP Ceramic DIP
VL65C816-04PC VL65C816-04CC	4 MHz	Plastic DIP Ceramic DIP
VL65C816-06PC VL65C816-06CC	6 MHz	Plastic DIP Ceramic DIP
VL65C816-08PC VL65C816-08CC	8 MHz	Plastic DIP Ceramic DIP

Note: Operating temperature range is 0°C to +70°C.



## **BLOCK DIAGRAM**



**FIGURE 1. STATUS REGISTER** 




FIGURE 2. PROGRAMMING MODEL

E BITS	8 BITS	8 BITS
Data Bank Reg. (DBR)	X Register Hi (XH)	X Register Low (XL)
Data Bank Reg. (DBR)	Y Register Hi (YH)	Y Register Low (YL)
00	Stack Register Hi(SH)	Stack Reg. Low (SL)
= 6502 Registers	Accumulator (C	Accumulator (A)
Program Bank Reg. (PBR)	Program (PČH) (P	C) Counter (PCL)
00	Direct Reg. Hi (DH)	)) Direct Reg. Low (DL)






SIGNAL DES	CRIPTION	S
Signal Name	Pin Number	Signal Description
ABORT	3	Abort – The ABORT input is used to abort instructions (usually due to an Address Bus condition). A negative transition will inhibit modification of any internal register during the current instruction. Upon completion of this instruction, an interrupt sequence is initiated. The location of the aborted opcode is stored as the return address in stack memory. The Abort vector address is 00FFF8, 9 (Emulation Mode) or 00FFE8, 9 (Native mode). Since ABORT is an edge-sensitive input, an Abort occurs whenever there is a negative pulse (or level) on the ABORT line during a phase 2 clock.
A0-A15	9-12, 22-25	Address Bus – These 16 output lines form the Address Bus for memory and I/O exchange on the Data Bus. The address lines may be set to the high-impedance state by the Bus Enable (BE) signal.
BE	36	Bus Enable – The Bus Enable input signal allows external control of the Address and Data Buffers, as well as the R/W signal. With Bus Enable high, the R/W and Address Buffers are active. The Data/Address Buffers are active during the first half of every cycle and the second half of a write cycle. When BE is low, these buffers are disabled. Bus Enable is an asynchronous signal.
D0/BA0-D7/BA7	33-26	Data/Address Bus – These eight lines multiplex address bits BA0-BA7 with the data value. The address is present during the first half of a memory cycle, and the data value is read or written during the second half of the memory cycle. Two memory cycles are required to transfer 16-bit values. These lines may be set to the high impedance state by the BE signal.
E	35	Emulation Status – The Emulation Status output reflects the state of the Emulation (E) Mode flag in the Processor Status (P) Register. This signal may be thought of as an op code extension and used for memory and system management.
ĪRQ	4	Interrupt Request – The Interrupt Request input signal is used to request that an interrupt sequence be initiated. When the IRQ Disable (I) Flag is cleared, a low input logic level initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt (WAI) instruction may be executed to ensure the interrupt is recognized immediately. The Interrupt Request vector address is 00FFFE,F (Emulation Mode) or 00FFEE,F (Native mode). Since IRQ is a level-sensitive input, an interrupt occurs if the interrupt source was not cleared since the last interrupt. Also, no interrupt occurs if the interrupt source is cleared prior to interrupt recognition.
ML	5	Memory Lock – The Memory Lock output may be used to ensure the integrity of Read-Modify-Write instructions in a multiprocessor system. Memory Lock indicates the need to defer arbitration of the next bus cycle. Memory Lock is low during the last three or five cycles of ASL, DEC, INC, LSR, ROL, ROR, TRB, and TSB memory referencing instructions, depending on the state of the M flag.
M/X	38	Memory/Index Select Status – This multiplexed output reflects the state of the Accumulator (M) and Index (X) Select Flags (bits 5 and 4 of the Processor Status (P) Register). Flag M is valid during the Phase 2 clock negative transition and Flag X is valid during the Phase 2 clock positive transition. These bits may be thought of as opcode extensions and may be used for memory and system management.
<u>NMI</u>	6	Non-Maskable Interrupt – A negative transition on the NMI input initiates an interrupt sequence. A high-to-low transition initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt (WAI) instruction may be executed to ensure that the interrupt will be recognized immediately. The Non-Maskable Interrupt vector address is 00FFFA,B (Emulation Mode) or 00FFEA,B (Native Mode). Since NMI is an edge-sensitive input, an interrupt occurs if there is a negative transition while servicing a previous interrupt. Also, no interrupt occurs if NMI remains low.
ø2 (IN)	37	Phase 2 In – This is the system clock input to the microprocessor internal clock generator [equivalent to $\emptyset 0$ (IN) on the 6502]. During the low power Standby Mode, $\emptyset 2$ (IN) should be held in the high state to preserve the contents of internal registers.



SIG	N	14	DE	SCR	IPT	ONS
JIU		~-	···	-		$\mathbf{O}$

Signal Name	Pin Number	Signal Description
R∕W	34	Read/Write – When the R/W output signal is in the high state, the microprocessor is reading data from memory or I/O. When in the low state, the Data Bus contains valid data from the microprocessor that is to be stored at the addressed memory location. The R/W signal may be set to the high impedance state by Bus Enable (BE).
RDY	2	Ready – This bidirectional signal indicates that a Wait for Interrupt (WAI) instruction has been executed allowing the user to halt operation of the microprocessor. A low input logic level will halt the microprocessor in its current state. Returning RDY to the active high state allows the microprocessor to continue following the next Phase 2 In clock negative transition. The RDY signal is internally pulled low following the execution of a Wait for Interrupt (WAI) instruction, and then returned to the high state when a RES, ABORT, NMI, or IRQ external interrupt is provided. This feature may be used to eliminate interrupt latency by placing the WAI instruction at the beginning of the IRQ servicing routine. If the IRQ Disable Flag has been set, the next instruction is executed when the IRQ occurs. The processor does not stop after a WAI instruction if RDY has been forced to a high state. The Stop (STP) instruction has no effect on RDY.
RES	40	Reset –The Reset input is used to initialize the microprocessor and start program execution. The Reset input buffer has hysteresis such that a simple R-C timing circuit may be used with the internal pull-up device. The RES signal must be held low for a least two clock cycles after VDD reaches operating voltage. Ready (RDY) has no effect while RES is being held low. During this Reset conditioning period, the following processor initialization takes place:



When Reset is brought high, an interrupt sequence is initiated  $R\overline{W}$  remains in the high state during the stack address cycles and the Reset vector address is 00FFFC,D.

VDA, VPA 39,7

**VP** 

Valid Data Address and Valid Program Address – These two output signals indicate the type of memory being accessed by the address bus. The following coding applies:

time the processor reads the interrupt vector. The VP signal may be used to select and

<u>VDA</u>	VPA	
0	0	Internal operation - Address and Data Bus available.
0	1	Valid program address - May be used for program cache control.
1	0	Valid data address - May be used for data cache control.
1	1	Op code fetch - May be used for program cache control and single step control.

voltage.

VDD 8 VDD is the 5 V supply voltage.

VSS 21 VSS is system logic ground.



# FUNCTIONAL DESCRIPTION

The VL65C816 provides the design engineer with upward mobility and software compatibility in applications in which a 16-bit system configuration is desired. The VL65C816 16-bit hardware configuration, coupled with current software, allows a wide selection of system applications. In the Emulation Mode, the VL65C816 offers many advantages, including full software compatibility with 6502 coding. In addition, the powerful VL65C816 instruction set and addressing modes make it an excellent choice for new 16-bit designs.

The internal organization of the VL65C816 can be divided into two parts:
1) the Register Section, and 2) the Control Section. Instructions (or opcodes) obtained from program memory are executed by implementing a series of data transfers within the Register Section. Signals that cause data transfers to be executed are generated within the Control Section. The VL65C816 has a 16-bit internal architecture with an 8-bit external data bus.

#### **INSTRUCTION REGISTER**

An opcode enters the processor on the Data Bus and is latched into the Instruction Register during the instruction fetch cycle. This instruction is then decoded, along with timing and interrupt signals, to generate the various Instruction Register control signals.

#### **TIMING CONTROL UNIT (TCU)**

The Timing Control Unit keeps track of each instruction cycle as it is executed. The TCU is set to zero each time an instruction fetch is executed, and is advanced at the beginning of each cycle for as many cycles as is required to complete the instruction. Each data transfer between registers depends upon decoding the contents of both the Instruction Register and the Timing Control Unit.

#### ARITHMETIC LOGIC UNIT (ALU)

All arithmetic and logic operations take place within the 16-bit ALU. In addition to data operations, the ALU also calculates the effective address for relative and indexed addressing modes. The result of a data operation is stored in either memory or an internal register.

Carry, Negative, Overflow and Zero Flags may be updated following the ALU data operation.

INTERNAL REGISTERS (Refer to Figure 2, Programming Model.)

#### ACCUMULATORS (A, B, C)

The Accumulator is a general purpose register that stores one of the operands, or the result of most arithmetic and logical operations. In the Native Mode (E=0), when the Accumulator Select Bit (M) equals zero, the Accumulator is established as 16 bits wide (A+B=C). When the Accumulator Select Bit (M) equals one, the Accumulator is eight bits wide (A). In this case, the upper eight bits (B) may be used for temporary storage in conjunction with the Exchange B and A Accumulator (XBA) instruction.

#### DATA BANK REGISTER (DBR)

During modes of operation, the 8-bit Data Bank Register holds the default bank address for memory transfers. The 24-bit address is composed of the 16-bit instruction effective address and the 8-bit Data Bank address. The register value is mulitplexed with the data value and is present on the Data/Address lines during the first half of a data transfer memory cycle for the VL65C816. The Data Bank Register is initialized to zero during Reset.

#### DIRECT (D)

The 16-bit Direct Register provides an address offset for all instructions using direct addressing. The effective bank zero address is formed by adding the 8-bit instruction operand address to the Direct Register contents. The Direct Register is initialized to zero during Reset.

# INDEX (X AND Y)

There are two Index Registers (X and Y), which may be used as general purpose registers or to provide an index value for calculation of the effective address. When executing an instruction with indexed addressing, the microprocessor fetches the opcode and the base address, and then modifies the address by adding the Index Register contents to the address prior to performing the desired operation. Pre- or post-indexing of indirect addresses may be selected.

In the Native Mode (E=0), both Index Registers are 16 bits wide if the Index Select Bit (X) equals zero. If the Index Select Bit (X) equals one, both registers are 8 bits wide, and the high byte is forced to zero.

#### PROCESSOR STATUS (P)

The 8-bit Processor Status Register contains status flags and mode select bits. The Carry (C), Negative (N), Overflow (V), and Zero (Z) status flags serve to report the status of most ALU operations. These status flags are tested by use of Conditional Branch instructions. The Decimal (D), IRQ Disable (I), Memory/Accumulator (M), and Index (X) bits are used as mode select flags. These flags are set by the program to change microprocessor operations.

The Emulation (E) Select and the Break (B) flags are accessible only through the processor Status Register. The Emulation mode select flag is selected by the Exchange Carry and Emulation Bits (XCE) instruction. Table 1, Compatibility Issues, illustrates the features of the Native (E=0) and Emulation (E=1) Modes. The M and X flags are always equal to one in the Emulation Mode. When an interrupt occurs during the Emulation Mode, the Break Flag is written to stack memory as bit 4 of the Processor Status Register.

#### PROGRAMBANK REGISTER (PBR)

The 8-bit Program Bank Register holds the bank address for all instruction fetches. The 24-bit address consists of the 16-bit instruction effective address and the 8-bit Program Bank address. The register value is multiplexed with the data value and presented on the Data/Address lines during the first half of a program memory read cycle. The Program Bank Register is initialized to zero during Reset. The PHK instruction pushes the PBR register onto the Stack.

#### PROGRAM COUNTER (PC)

The 16-bit Program Counter Register provides the addresses that are used to step the microprocessor through sequential program instructions. The register is incremented each time an instruction or operand is fetched from program memory.





## STACK POINTER (S)

The Stack Pointer is a 16-bit register that is used to indicate the next available location in the stack memory area. It serves as the effective address in

stack addressing modes as well as subroutine and interrupt processing. The Stack Pointer allows simple implementation of nested subroutines and multiple-level interrupts. During the Emulation Mode, the Stack Pointer highorder byte (SH) is always equal to one. The bank address for all stack operations is bank zero.

# PIN DESCRIPTIONS

Pin	Description
A0-A15	Address Bus
ABORT	Abort Input
BE	Bus Enable
φ2 (IN)	Phase 2 In Clock
φ1 (OUT)	Phase 1 Out Clock
φ2 (OUT)	Phase 2 Out Clock
D0-D7	Data Bus
D0/BA0-D7/BA7	Data Bus, Multiplexed
Ε	Emulation Select
ĪRQ	Interrupt Request
ML	Memory Lock
M/X	Mode Select (Рм or Рх)

Pin	Description
NC	No Connection
NMI	Non-Maskable Interrupt
RDY	Ready
RES	Reset
R/W	Read/Write
so	Set Overflow
SYNC	Synchronize
VDA	Valid Data Address
VP	Vector Pull
VPA	Valid Program Address
VDD	Positive Power Supply (+5 Volts)
Vss	Internal Logic Ground





# **TABLE 1. COMPATIBILITY ISSUES**

	65C816	65C02	NMOS 6502
1. S (Stack)	Always page 1 (E = 1), 8 bits 16 bits when (E = 0).	Always page 1, 8 bits	Always page 1, 8 bits
2. X (X Index Register)	Indexed page zero always in page 0 (E = 1), Cross page (E = 0).	Always page 0	Always page 0
3. Y (Y Index Register)	Indexed page zero always in page 0 (E = 1), Cross page (E = 0).	Always page 0	Always page 0
4. A (Accumulator)	8 bits (M = 1), 16 bits (M = 0)	8 bits	8 bits
5. P (Flag Registor)	N, V, and Z flags valid in decimal mode. D = 0 after reset or interrupt.	N, V, and Z flags valid in decimal mode. D = 0 after reset and interrupt.	N, V, and Z flags invalid in decimal mode. D = unknown after reset. D not modified after interrup
6. Timing A. ABS, X ASL, LSR, ROL, ROR With No Page Crossing	7 cycles	6 cycles	7 cycles
B. Jump Indirect Operand = XXFF	5 cycles	6 cycles	5 cycles and invalid page crossing
C. Branch Across Page	4 cycles (E = 1) 3 cycles (E = 0)	4 cycles	4 cycles
D. Decimal Mode	No additional cycle	Add 1 cycle	No additional cycle
7. BRK Vector	00FFFE,F (E = 1) BRK bit = 0 on stack if IRQ, NMI, ABORT. 00FFE6, 7 (E = 0) X = X on Stack always.	FFFE,F BRK bit = 0 on stack if IRQ, NMI.	FFFE,F BRK bit = 0 on stack if IRQ, NMI.
8. Interrupt or Break Bank Address	PBR not pushed (E = 1) RTI PBR not pulled (E = 1) PBR pushed (E = 0) RTI PBR pulled (E = 0)	Not available	Not available
9. Memory Lock (ML)	ML = 0 during Read, Modify and Write cycles.	ML = 0 during Modify and Write.	Not available
10. Indexed Across Page Boundary (d),y; a,x; a,y	Extra read of invalid address.	Extra read of last instruction fetch.	Extra read of invalid address
11. RDY Pulled During Write Cycle.	Processor stops	Processor stops	Ignored
12. WAI and STP Instructions.	Available	Available	Not available
13. Unused OP Codes	One reserved OP Code specified as WDM will be used in future systems. The 65C816 performs a no-operation.	No operation	Unknown and some "hang up" processor.
14. Bank Address Handling	PBR = 00 after reset or interrupts.	Not available	Not available
15. R/W During Read-Modify- Write Instructions	E = 1, R/W = 0 during Modify and Write cycles. E = 0, R/W = 0 only during Write cycle.	R/W = 0 only during Write cycle	R/W = 0 during Modify and Write cycles.
16. Pin 7	VPA	SYNC	SYNC
17. COP Instruction Signatures 00-7F user defined Signatures 80-FF reserved	Available	Not available	Not available



# TABLE 2. INSTRUCTION SET - ALPHABETICAL SEQUENCE

AND "AND" memory with Accumulator PHD Push Data Bank Register on Stack PHD Push Drotter Register on Stack PHD Push Processer on Stack PhD Push	ADC	Add Memory to Accumulator with Carry	РНА	Push Accumulator on Stack
ASL C Branch on Carry Clear (Pc = 0) PHK Push Program Bank Register on Stack PLA Fush Program Bank Register on Stack Push Processor Status on Stack Push Processor Status on Stack Push Processor Status on Stack Push Index A to Index	AND		PHB	Push Data Bank Register on Stack
BCCS         Branch on Carry Sct (Pc = 1)         PHK         Push Processor Status on Stack           BECS         Branch on Carry Sct (Pc = 1)         PHX         Push Index X on Stack           BEO         Branch if Equal (Pz = 1)         PHX         Push Index X on Stack           BMI         Branch if Result Minus (Ps = 1)         PLA         PUI Index X on Stack           BMI         Branch if Result Minus (Ps = 0)         PLB         PUI Direct Register from Stack           BPL         Branch if Net Equal (Pz = 0)         PLB         PUII Direct Register from Stack           BPL         Branch Always         PLP         PuII Direct Register from Stack           BRA         Broce Break         PLX         PuII Index Y from Stack           BRK         Broce Break         PLX         PuII Index Y from Stack           BRL         Branch always Long         PLY         PuII Index Y from Stack           BRL         Branch on Overflow Clear (Pv = 0)         REP         Reset Status Bits           BRC         Branch always Long         ROR         Reset Status Bits           BVC         Branch on Overflow Clear (Pv = 0)         REP         PuII Index Hegister from Stack           BRL         Branch always Long         ROR         Result Right (Memory or Accumulator)      <	ASL		PHD	
BCS Branch on Carry Set (Pc = 1)         PHP Push Processor Status on Stack           BEO Branch if Equal (Pz = 1)         PHX Push Index X on Stack           BIT Bit Test         PHY Push Index X on Stack           BMB Branch if Branch if Hosult Minus (Pn = 1)         PLA Pull Accumulator from Stack           BNE Branch if Mot Equal (Pz = 0)         PLB Pull Data Bank Register from Stack           BPL Branch if Result Plus (Pn = 0)         PLD Pull Direct Register from Stack           BRA Branch Always         PLP Pull Index X from Stack           BRK Force Break         PLX Pull Index X from Stack           BRL Branch On Overflow Clear (Pv = 0)         REP Pull Index X from Stack           BYC Branch on Overflow Set (Pv = 1)         ROB           CLC Clear Carry Flag         ROB           CLD Clear Carry Flag         ROB           CLU Clear Overflow Flag         RTI           CMP         Compare Memory and Accumulator         SBC           COP         Compare Memory and Index X         SED           CPY         Compare Memory and Index X         SED           CPY         Compare Memory and Index X         SED           CPY         Compare Memory and Index X         SED           DEC         Decrement Index X by One         STA           DEV         Decrement Index X by One	BCC		PHK	
BECO         Branch if Equal (Pz = 1)         PHX         Push Index X on Stack           BMI         Branch if Result Minus (Pn = 1)         PLA         Push Index X on Stack           BMI         Branch if Not Equal (Pz = 0)         PLB         Pull Accumulator from Stack           BNE         Branch if Not Equal (Pz = 0)         PLD         Pull Drate Bank Register from Stack           BRA         Branch Always         PLP         Pull Processor Status from Stack           BRA         Branch Always Long         PLY         Pull Index X from Stack           BRL         Branch on Overflow Clear (Pv = 0)         REP         Pull Index X from Stack           BVS         Branch on Overflow Clear (Pv = 0)         REP         Results Status Brown Stack           BVS         Branch on Overflow Set (Pv = 1)         ROL         Rotate One Bit Left (Memory or Accumulator)           CLC         Clear Carry Flag         ROL         Rotate One Bit Left (Memory or Accumulator)           CLD         Clear Interrupt Disable Bit         RTI         Return from Subroutine           CLV         Clear Overflow Flag         RTS         Return from Subroutine Long           CPY         Compare Memory and Index X         SED         Set Decimal Mode           CPY         Compare Memory and Index Y         SEI	BCS		PHP	Push Processor Status on Stack
BIT Bit Test Bit Test Bit Result Minus (Pn = 1) BNE Branch if Result Minus (Pn = 0) Branch if Result Plus (Pn = 0) Branch if Result Plus (Pn = 0) Branch Always Branch Always Branch Always Branch Always Long Branch Always	BEQ		PHX	Push Index X on Stack
BNE         Branch if Not Equal (Pz = 0)         PLB         Pull Data Bank Register from Stack           BRA         Branch if Result Plus (PN = 0)         PLP         PUP         Pull Direct Register from Stack           BRA         Branch Always         PLP         Pull Index X from Stack           BRK         Branch Always Long         PLY         Pull Index X from Stack           BVC         Branch Always Long         PLY         Pull Index X from Stack           BVS         Branch on Overflow Clear (Pv = 0)         REP         REP         Reset Status Bits           BVC         Branch on Overflow Set (Pv = 1)         RCL         Rota to Deit Left (Memory or Accumulator)           CLC         Clear Carry Flag         RTS         Rotate One Bit Left (Memory or Accumulator)           CLD         Clear Interrupt Disable Bit         RTL         Return from Interrupt           CLV         Clear Overflow Flag         RTS         Return from Subroutine Long           CLV         Clear Overflow Flag         RTS         Return from Subroutine Long           CPY         Compare Memory and Index X         SEC         SEC         SEC Carry Flag           CPY         Compare Memory and Index X         SED         SEI Decrement Index X by One         STA         Store Accumulator with Memory </td <td></td> <td></td> <td>PHY</td> <td>Push Index Y on Stack</td>			PHY	Push Index Y on Stack
BNE         Branch if Not Equal (Pz = 0)         PLB         Pull Data Bank Register from Stack           BRA         Branch if Result Plus (PN = 0)         PLP         PUP         Pull Direct Register from Stack           BRA         Branch Always         PLP         Pull Index X from Stack           BRK         Branch Always Long         PLY         Pull Index X from Stack           BVC         Branch Always Long         PLY         Pull Index X from Stack           BVS         Branch on Overflow Clear (Pv = 0)         REP         REP         Reset Status Bits           BVC         Branch on Overflow Set (Pv = 1)         RCL         Rota to Deit Left (Memory or Accumulator)           CLC         Clear Carry Flag         RTS         Rotate One Bit Left (Memory or Accumulator)           CLD         Clear Interrupt Disable Bit         RTL         Return from Interrupt           CLV         Clear Overflow Flag         RTS         Return from Subroutine Long           CLV         Clear Overflow Flag         RTS         Return from Subroutine Long           CPY         Compare Memory and Index X         SEC         SEC         SEC Carry Flag           CPY         Compare Memory and Index X         SED         SEI Decrement Index X by One         STA         Store Accumulator with Memory </td <td>вмі</td> <td>Branch if Result Minus (PN = 1)</td> <td>PLA</td> <td>Pull Accumulator from Stack</td>	вмі	Branch if Result Minus (PN = 1)	PLA	Pull Accumulator from Stack
BPLB         Branch if Result Plus (PN = 0)         PLD         Pull Direct Register from Stack           BRA         Branch Always         PLY         Pull Index X from Stack           BRK         Force Break         PLX         Pull Index X from Stack           BRL         Branch Always Long         PLY         Pull Index X from Stack           BVS         Branch on Overflow Clear (Pv = 0)         REP         Rest Status Bits           BVS         Branch on Overflow Set (Pv = 1)         ROL         Rotate One Bit Left (Memory or Accumulator)           CLC         Clear Carry Flag         RT         Return from Interrupt           CLD         Clear Overflow Flag         RTS         Return from Subroutine Long           CHV         Cloar Overflow Flag         RTS         Return from Subroutine Long           CMP         Compare Memory and Accumulator         SBC         Subtract Memory from Accumulator with Borrow           CPY         Compare Memory and Index X         SED         Set Decimal Mode           CPY         Compare Memory and Index X         SED         Set Decimal Mode           CPY         Compare Memory and Index X         SED         Set Decimal Mode           CPY         Compare Memory and Index X         SED         Set Decimal Mode         SET         <	BNE		PLB	Pull Data Bank Register from Stack
BRAK         Branch Always         PLZ         Pull Index X from Stack           BRK         Broce Break         PLX         Pull Index X from Stack           BRU         Branch Always Long         PLY         Pull Index X from Stack           BRU         Branch on Overflow Set (Pv = 0)         REP         Reset Status Bits           BVS         Branch on Overflow Set (Pv = 1)         ROL         Robate One Bit Left (Memory or Accumulator)           CLC         Clear Decimal Mode         RTI         Return from Interrupt           CLI         Clear Overflow Flag         RTI         Return from Subroutine Long           CLV         Clear Overflow Flag         RTS         Return from Subroutine           CMP         Compare Memory and Accumulator         SEC         Set Carry Flag           CMP         Compare Memory and Index X         SED         Set Decimal Mode           CPY         Compare Memory and Index X         SED         Set Decimal Mode           CPY         Compare Memory and Index X         SED         Set Decimal Mode           CPY         Compare Memory and Index Y         SEI         Set Interrupt Disable Status           DEC         Decrement Index Y by One         STA         Store Jeach Accumulator in Memory           DEC         Dec	BPL		PLD	
BRK         Force Break         PLX         Pull Index X from Stack           BVC         Branch Always Long         PLY         Pull Index X from Stack           BVS         Branch on Overflow Clear (Pv = 0)         REP         Reset Status Bits           BVS         Branch on Overflow Set (Pv = 1)         ROL         Rotate One Bit Left (Memory or Accumulator)           CLD         Clear Carry Flag         ROR         Rotate One Bit Inght (Memory or Accumulator)           CLD         Clear Decimal Mode         RTI         Return from Subroutine           CLV         Clear Overflow Flag         RTS         Return from Subroutine           CMP         Compare Memory and Index X         SEC         Sct Decimal Mode           CPY         Compare Memory and Index X         SED         Set Decimal Mode           CPY         Compare Memory and Index X         SED         Set Decimal Mode           CPY         Compare Memory and Index X         SED         Set Decimal Mode           DEC         Decrement Memory or Accumulator by One         SEP         Set Processor Status Bite           DEX         Decrement Index X by One         STA         Store Accumulator in Memory           INC         Increment Memory or Accumulator         STX         Store the Clock           <	BRA		PLP	
BVC Branch on Overflow Set (Pv = 0) BVS Branch on Overflow Set (Pv = 1) BVS Branch On Bit Right (Memory or Accumulator on Set (Pv = 1) BVS Branch One Buttern for Brother Memory Set (Pv = 1) BVS Branch On Overflow Set (Pv = 1) BVS Branch Set (Buttern for Britary or Accumulator Transfer Index X to Stack Pointer Register to Index X WAI Wait for Interrupt BVA Branch Set (Pv = 1) BVA Branch On Overflow Set (Pv = 1) BVA Branch S		<u>.</u>	PLX	Pull Index X from Stack
BYC Branch on Overflow Set (Pv = 0) BYS Branch on Overflow Set (Pv = 1) Clear Carry Flag Clear Carry Flag Clear Decimal Mode CLU Clear Interrupt Disable Bit CLV Clear Overflow Flag CMP Compare Memory and Accumulator CPY Compare Memory and Index X C	BRL	Branch Always Long	PLY	Pull Index Y form Stack
BYS Branch on Overflow Set (Pv = 1) CLC Clear Carry Flag CLD Clear Decimal Mode CLI Clear Interrupt Disable Bit CLI Clear Interrupt Disable Bit CLV Clear Overflow Flag CMP Compare Memory and Accumulator CPY Compare Memory and Index X CPY Compare Memory or Accumulator by One CPC Decrement Index X by One CPC Decrement I	BVC		REP	Reset Status Bits
CLC Clear Carry Flag ROR ROR ROTATE One Bit Right (Memory or Accumulator) CLD Clear Decimal Mode RTI Return from Interrupt CLU Clear Overflow Flag RTS Return from Subroutine Long CMP Compare Memory and Accumulator SEC Set Carry Flag CPX Compare Memory and Index X SED Set Decimal Mode CPY Compare Memory and Index X SED Set Decimal Mode CPY Compare Memory and Index X SED Set Decimal Mode CPY Compare Memory and Index X SED Set Interrupt Disable Status DEC Decrement Memory or Accumulator by One STA Store Accumulator in Memory DEC Decrement Index Y by One STA Store Accumulator in Memory INC Increment Memory or Accumulator STX Store Index X in Memory INC Increment Index Y by One STY Store Index X in Memory INX Increment Index X by One STY Store Index X in Memory INY Increment Index Y by One STY Store Index Y in Memory INY Increment Index Y by One STY Store Index Y in Memory INY Increment Index Y by One STY Store Index Y in Memory INY Increment Index Y by One STY Store Index Y in Memory INY Increment Index Y by One STY Store Zero in Memory INY Increment Index Y by One TAX Transfer Accumulator to Index X Jump Long TAX Transfer Accumulator to Index X Jump Long TAX Transfer Accumulator to Direct Register Insufer C Accumulator to Stack Pointer Register Insufer C Accumulator to Stack Pointer Register Insufer C Accumulator TAX Transfer C Accumulator INY Decad Index X with Memory TSB Test and Reset Bit Insufer Index X to Accumulator INY Decad Index X with Memory TSC Transfer Index X to Accumulator INY Transfer Index X to Accumulator INY Transfer Index X to Index X INA Transfer Index X to Index X Insufer Index X to Index X Insuf	BVS		ROL	Rotate One Bit Left (Memory or Accumulator)
CLD Clear Decimal Mode CLI Clear Interrupt Disable Bit CLV Clear Overflow Flag CMP Compare Memory and Accumulator CPY Compare Memory and Index X CPY Compare Memory and Index X CPY Compare Memory and Index Y CPY Compare Memory or Accumulator by One CPX Compare Memory or Accumulator CPY Compare Memory or Accumulator CPY Compare Memory or Accumulator CPY Compare Memory or Accumulator by One CPX Compare Memory or Accumulator CPY Compare Memory Accumulator CPY Compare Memory Accumulator by One CPY Compare Memory With Accumulator CPY Compare Memory With Memory CPY Compare Memory With Memory CPY Compare Memory with Accumulator	CLC		ROR	
CLI Clear Interrupt Disable Bit RTL Return from Subroutine Long CLV Clear Overflow Flag RETURN From Subroutine Compare Memory and Accumulator SBC Subtract Memory from Accumulator with Borrow COP Coprocessor CPX Compare Memory and Index X SED Set Carry Flag CPX Compare Memory and Index X SED Set Decimal Mode CPY Compare Memory and Index Y SEI Set Interrupt Disable Status DEC Decrement Memory or Accumulator by One SEP Set Processor Status Bite DEX Decrement Index X by One STP Stop the Clock DEX Decrement Index Y by One STP Stop the Clock COR "Exclusive OR" Memory with Accumulator STX Store Index X in Memory INC Increment Memory or Accumulator by One STZ Store Index X in Memory INC Increment Index X by One STZ Store Index X in Memory INX Increment Index X by One STZ Store Zero in Memory INY Increment Index X by One TAX Transfer Accumulator to Index X Jump Long TAY Transfer Accumulator to Index X Jump Long TAY Transfer Accumulator to Index X Jump Long TAY Transfer C Accumulator to Direct Register JSL Jump to New Location Saving Return Address TDC Transfer Direct Register to C Accumulator LDA Load Accumulator with Memory TSC Transfer Stack Pointer Register Transfer Stack Pointer Register TST Transfer Stack Pointer Register to Index X MVN Block Move Negative TXS Transfer Index X to Accumulator NP Block Move Positive TXS Transfer Index X to Accumulator NP Block Move Positive TXS Transfer Index X to Accumulator NP No Operation NP Push Effective Indirect Address on Stack (or Push Immediate Data on Stack) WM Wait for Interrupt NP Push Effective Indirect Address on Stack (or Push Immediate Data on Stack) WM Mait for Interrupt NP Push Effective Indirect Address on Stack (or Push Direct NP Push Effective Indirect Address on Stack (or Push Direct NP Push Effective Indirect Address on Stack (or Push Direct NP Push Effective Indirect Address on Stack (or Push Direct NP Push Effective Indirect Address on Stack (or Push Direct NP Push Effective Indirect Address on Stack (or Push Direct NP Push Effective Indirect Address on Stack			RTI	• • • • • • • • • • • • • • • • • • • •
CLV Clear Overflow Flag CMP Compare Memory and Accumulator COP Coprocessor CPX Compare Memory and Index X CPY Compare Memory and Index Y CPX Compare Memory and Index Y CPX Compare Memory and Index Y CPX Compare Memory and Index Y CPY		Clear Interrupt Disable Bit	RTL	
CMP Compare Memory and Accumulator COP Coprocessor COP Compare Memory and Index X SEC Set Carry Flag COPX Compare Memory and Index X SED Set Decimal Mode CPY Compare Memory and Index Y DEC Decrement Memory or Accumulator by One SEP Set Processor Status Bite DEX Decrement Index X by One STA Store Accumulator in Memory DEY Decrement Index Y by One STP Stop the Clock COPX (Fixed Status Bite) Decrement Index Y by One STP Stop the Clock STR Store Index X in Memory INC Increment Memory or Accumulator by One STY Store Index X in Memory INC Increment Index X by One STY Store Index X in Memory INX Increment Index X by One STY Store Index X in Memory INX Increment Index X by One STY Store Index X in Memory INX Increment Index X by One STY Store Index X in Memory INX Increment Index X by One STY Store Index X in Memory INX Increment Index X by One STY Store Index X in Memory INX Increment Index X by One STY Store Index X in Memory INX Increment Index X by One STY Store Index X in Memory INX Increment Index X by One STY Store Index X in Memory Index X in Memory Index X in Memory INX Increment Index X by One STY Store Index X in Memory Index			RTS	
COP Coprocessor CPX Compare Memory and Index X Compare Memory and Index Y Compare Memory and Index Y Compare Memory and Index Y DEC Decrement Memory or Accumulator by One DEX Decrement Index X by One CPY Compare Memory with Accumulator CPY Decrement Index X by One CPY Decrement Index Y by One CPY Decrement Memory or Accumulator CPY Decrement Index Y by One CPY Decrement Index X by One CPY Decrement				
CPX Compare Memory and Index X CPY Compare Memory and Index Y Compare Memory or Accumulator by One Compare Memory or Accumulator Compare Memory or Accumulator by One Compare Memory or Memory with Accumulator Compare Memory or Accumulator Compare Memory or Accumulator by One Compare Memory or Accumulator Compare Memory with Accumulator by One Compare Memory with Accumulator by One Compare Memory with Accumulator Compare Memory with Accumulator by One Compare Memory with Accumulator Compare Memory with	COP		SEC	
CPY Compare Memory and Index Y DEC Decrement Memory or Accumulator by One DEX Decrement Index X by One DEY Decrement Index Y by One STP Stop the Clock EOR "Exclusive OR" Memory with Accumulator INC Increment Memory or Accumulator by One STY Store Index X in Memory INC Increment Memory or Accumulator by One STY Store Index X in Memory INC Increment Index X by One STY Store Index X in Memory INC Increment Index X by One INC Increment Index Y by One STZ Store Zero in Memory INC Increment Index Y by One INC Increment Index Y to Index Y Increment Index Y to Index X Increment Index Y to Index X Increment Index Inc		Compare Memory and Index X		, ,
DEC Decrement Memory or Accumulator by One STA Store Accumulator in Memory Decrement Index X by One STA Store Accumulator in Memory Decrement Index Y by One STP Stop the Clock EOR "Exclusive OR" Memory with Accumulator STX Store Index X in Memory INC Increment Memory or Accumulator by One STY Store Index Y in Memory INX Increment Index X by One STZ Store Zero in Memory INY Increment Index Y by One STZ Store Zero in Memory INY Increment Index Y by One TAX Transfer Accumulator to Index X JML Jump Long TAX Transfer Accumulator to Index Y JMP Jump to New Location TCD Transfer C Accumulator to Direct Register JSL Jump subroutine Long TCS Transfer C Accumulator to Stack Pointer Register JSL Jump to New Location Saving Return Address TDC Transfer Direct Register to C Accumulator LDA Load Accumulator with Memory TSB Test and Reset Bit LDX Load Index X with Memory TSB Test and Set Bit LDY Load Index X with Memory TSB Test and Set Bit LDY Load Index Y with Memory TSB Test and Set Bit LDY Load Index Y with Memory TSC Transfer Stack Pointer Register to C Accumulator Shift One Bit Right (Memory or Accumulator) TSC Transfer Stack Pointer Register to Index X MVN Block Move Negative TXA Transfer Index X to Accumulator MVP Block Move Positive TXS Transfer Index X to Stack Pointer Register NOP No Operation TXY Transfer Index X to Index Y Transfer Index Y to Index X Wait for Interrupt PEA Push Effective Absolute Address on Stack (or Push Immediate Data on Stack) WAI Wait for Interrupt WDM Reserved for Future Use Data on Stack) WDM Reserved for Future Use Exchange B and A Accumulator				
DEX Decrement Index X by One STA Store Accumulator in Memory DEY Decrement Index Y by One STP Stop the Clock  EOR "Exclusive OR" Memory with Accumulator STX Store Index X in Memory Increment Memory or Accumulator by One STY Store Index Y in Memory Increment Index X by One STZ Store Zero in Memory Increment Index X by One STZ Store Zero in Memory Increment Index Y by One STZ Store Zero in Memory Increment Index Y by One STZ Store Zero in Memory Increment Index Y by One STZ Store Zero in Memory Increment Index Y by One STZ Store Zero in Memory Increment Index Y by One STZ Store Zero in Memory Increment Index Y by One STZ Store Zero in Memory Increment Index Y by One STZ Store Zero in Memory Increment Index Y by One STZ Store Zero in Memory Increment Index Y by One STZ Store Zero in Memory Increment Index Y Increment Index X Increment Index Incr			SEP	•
DEY Decrement Index Y by One EOR "Exclusive OR" Memory with Accumulator Increment Memory or Accumulator by One Increment Index X by One Increment Index Y by One Incremet Index Y by			STA	
EOR "Exclusive OR" Memory with Accumulator Increment Memory or Accumulator by One Increment Memory or Accumulator by One Increment Index X by One Increment Index X by One ITAX Transfer Accumulator to Index X Jump Long ITAY Transfer Accumulator to Index X Jump Long ITAY Transfer Accumulator to Index Y Jump Long ITAY Transfer Accumulator to Index Y Jump Long ITAY Transfer Accumulator to Direct Register JSL Jump Subroutine Long ITAY Transfer C Accumulator to Direct Register JSR Jump to New Location Saving Return Address ITCS Transfer C Accumulator to Stack Pointer Register JSR Jump to New Location Saving Return Address ITCS Transfer Direct Register to C Accumulator LOADA Accumulator with Memory ITAB Test and Reset Bit Test and Set Bit LOADA Index X with Memory ITSB Test and Set Bit Transfer Stack Pointer Register to C Accumulator LSR Shift One Bit Right (Memory or Accumulator) ITSX Transfer Stack Pointer Register to Index X MVN Block Move Negative ITXA Transfer Index X to Accumulator TXA Transfer Index X to Accumulator TXA Transfer Index X to Index Y Transfer Index X to Index Y Transfer Index X to Index Y Transfer Index X to Index X Transfer Index X to Index X WAI Transfer Index X to Index X WAI Wait for Interrupt Seer Future Use Exchange B and A Accumulator				
INC Increment Memory or Accumulator by One INX Increment Index X by One Increment Index X by One Increment Index Y by One ITAX Transfer Accumulator to Index X Transfer Accumulator to Index Y Transfer Accumulator to Index Y Transfer C Accumulator to Index Y Transfer C Accumulator to Stack Pointer Register Jump Subroutine Long ITCS Transfer C Accumulator to Stack Pointer Register Jump to New Location Saving Return Address ITDC Transfer Direct Register to C Accumulator Load Accumulator with Memory ITSB Test and Reset Bit Test and Set Bit Load Index X with Memory ITSB Test and Set Bit Transfer Stack Pointer Register to C Accumulator Load Index Y with Memory ITSC Transfer Stack Pointer Register to C Accumulator Load Index Y with Memory ITSC Transfer Stack Pointer Register to Index X MVN Block Move Negative ITXA Transfer Index X to Accumulator TXA Transfer Index X to Stack Pointer Register NOP No Operation ITXY Transfer Index X to Index Y Transfer Index X to Index Y Transfer Index Y to Index X MAI Wait for Interrupt Push Effective Indirect Address on Stack (or Push Direct Data on Stack)  NDM Reserved for Future Use Exchange B and A Accumulator			_	
INX Increment Index X by One Increment Index Y by One Increment Index X Index X Index X Index Y Index X Index			STY	
INY Increment Index Y by One Jump Long Jump Long Jump to New Location JSL Jump Subroutine Long JSR Jump to New Location Saving Return Address JSR Jump to New Location Saving Return Address JSR Jump to New Location Saving Return Address JSR LOA Load Accumulator with Memory Load Index X with Memory JSB LOAU Load Index X with Memory JSB Jump to New Location Saving Return Address TDC Transfer Direct Register to C Accumulator TRB Test and Reset Bit Test and Set Bit Test and Set Bit Test and Set Bit Test and Set Bit Transfer Stack Pointer Register to C Accumulator TSC Transfer Stack Pointer Register to Index X Transfer Stack Pointer Register to Index X Transfer Index X to Accumulator TXA Transfer Index X to Stack Pointer Register TXS Transfer Index X to Index Y Transfer Index X to Index Y Transfer Index Y to Accumulator TYA Transfer Index Y to Accumulator TYA Transfer Index Y to Index X Transfer Index Y to Index Y Tran				· · · · · · · · · · · · · · · · · · ·
JML Jump Long TAY Transfer Accumulator to Index Y JMP Jump to New Location TCD Transfer C Accumulator to Direct Register JSL Jump Subroutine Long TCS Transfer C Accumulator to Stack Pointer Register JSR Jump to New Location Saving Return Address TDC Transfer Direct Register to C Accumulator LDA Load Accumulator with Memory TSB Test and Reset Bit LDY Load Index X with Memory TSB Test and Set Bit LDY Load Index Y with Memory TSC Transfer Stack Pointer Register to C Accumulator LSR Shift One Bit Right (Memory or Accumulator) TSX Transfer Stack Pointer Register to Index X MVN Block Move Negative TXA Transfer Index X to Accumulator MVP Block Move Positive TXS Transfer Index X to Stack Pointer Register NOP No Operation TXY Transfer Index X to Index Y ORA "OR" Memory with Accumulator PEA Push Effective Absolute Address on Stack (or Push Immediate Data on Stack) WAI Wait for Interrupt PEI Push Effective Indirect Address on Stack (or Push Direct WDM Reserved for Future Use Data on Stack)  XBA Exchange B and A Accumulator				· · · · · · · · · · · · · · · · · · ·
JMP Jump to New Location TCD Transfer C Accumulator to Direct Register  JSL Jump Subroutine Long TCS Transfer C Accumulator to Stack Pointer Register  JSR Jump to New Location Saving Return Address TDC Transfer Direct Register to C Accumulator  LDA Load Accumulator with Memory TRB Test and Reset Bit  LDX Load Index X with Memory TSB Test and Set Bit  LDY Load Index Y with Memory TSC Transfer Stack Pointer Register to C Accumulator  LSR Shift One Bit Right (Memory or Accumulator) TSX Transfer Stack Pointer Register to Index X  MVN Block Move Negative TXA Transfer Index X to Accumulator  MVP Block Move Positive TXS Transfer Index X to Stack Pointer Register  NOP No Operation TXY Transfer Index X to Index Y  ORA "OR" Memory with Accumulator TYA Transfer Index Y to Accumulator  PEA Push Effective Absolute Address on Stack (or Push Immediate Data on Stack)  PEI Push Effective Indirect Address on Stack (or Push Direct Data on Stack)  NOP Mode To Interrupt  WDM Reserved for Future Use Data on Stack)  WAI Wait for Interrupt  WDM Reserved for Future Use Exchange B and A Accumulator				
JSL Jump Subroutine Long JSR Jump to New Location Saving Return Address LDA Load Accumulator with Memory LDX Load Index X with Memory LOAD Load Index Y with Memory LSR Shift One Bit Right (Memory or Accumulator) MVN Block Move Negative NOP No Operation ORA "OR" Memory with Accumulator PEA Push Effective Absolute Address on Stack (or Push Immediate Data on Stack) PICS Transfer C Accumulator to Stack Pointer Register to C Accumulator TRB Test and Reset Bit TSB Test and Set Bit TSC Transfer Stack Pointer Register to C Accumulator TSX Transfer Stack Pointer Register to Index X TXA Transfer Index X to Accumulator TXS Transfer Index X to Stack Pointer Register TXS Transfer Index X to Index Y TYA Transfer Index Y to Accumulator TYA Transfer Index Y to Index X WAI Wait for Interrupt WDM Reserved for Future Use Data on Stack) WAB Exchange B and A Accumulator			TCD	
JSR Jump to New Location Saving Return Address LDA Load Accumulator with Memory LDX Load Index X with Memory LDY Load Index Y with Memory LSR Shift One Bit Right (Memory or Accumulator) LSR Transfer Index X to Accumulator LSR Transfer Index X to Accumulator LSR Transfer				
LDA Load Accumulator with Memory LDX Load Index X with Memory LOAD Load Index Y with Memory LOAD Load Index X to Index X to Index X with Memory LOAD Load Index X to Index X to Index X with Index				
LDX Load Index X with Memory LOAD Load Index Y with Memory LOAD LOAD Index X to Index X to Index Y LOAD LOAD LOAD LOAD INDEX LOAD LOAD LOAD LOAD LOAD LOAD LOAD LOAD				•
LDY Load Index Y with Memory LSR Shift One Bit Right (Memory or Accumulator) TSX Transfer Stack Pointer Register to C Accumulator TSX Transfer Stack Pointer Register to Index X TSX Transfer Index X to Accumulator TSX Transfer Index X to Stack Pointer Register TSX Transfer Index X to Stack Pointer Register TSX Transfer Index X to Index Y TSX Transfer Index Y to Accumulator TSX Transfer Index Y to Index Y TSX Transfer Index Y to Index X TSX Transfer Index Y to Index Y TSX Transfer Index Y to Index X TSX Transfer Index Y to Index Y TSX Transfer Index Y to Index X TSX Transfer Index Y to Index Y TSX Transfer Index Y to Index X TSX Transfer Index Y to Index Y TSX Tra				
LSR Shift One Bit Right (Memory or Accumulator)  MVN Block Move Negative  MVP Block Move Positive  NO Operation  ORA "OR" Memory with Accumulator  PEA Push Effective Absolute Address on Stack (or Push Immediate Data on Stack)  PEI Push Effective Indirect Address on Stack (or Push Direct Data on Stack)  TSX Transfer Stack Pointer Register to Index X  TXA Transfer Index X to Stack Pointer Register  TXY Transfer Index X to Index Y  Transfer Index Y to Accumulator  TYX Transfer Index Y to Index X  WAI Wait for Interrupt  WDM Reserved for Future Use  Data on Stack)  Reschange B and A Accumulator				
MVN Block Move Negative TXA Transfer Index X to Accumulator TXS Transfer Index X to Stack Pointer Register TXS Transfer Index X to Stack Pointer Register TXY Transfer Index X to Index Y TXY Transfer Index X to Index Y TXY Transfer Index Y to Accumulator TYA Transfer Index Y to Accumulator TYA Transfer Index Y to Index Y TYA Transfer Index Y to Index X TYX Transfer Index Y to Index X TYX Transfer Index Y to Index X WAI Wait for Interrupt TYX WDM Reserved for Future Use Data on Stack) TXA Transfer Index X to Accumulator TXY Transfer Index Y to Index Y TYA Transfer Index Y to Index X TYX Transfer Index Y to Index X TXA Transfer Index X to Accumulator TXY Transfer Index Y to Index Y TXA Transfer Index Y to Index Y TXA Transfer Index X to Accumulator TXY Transfer Index X to Stack Pointer Register TXY Transfer Index X to Index Y TXA Transfer Index X to Index Y TXA Transfer Index X to Index Y TYA Transfer Index Y to Index X TXA Transfer Index X to Index Y TYA Transfer Index Y to Index X TXA Transfer Index X to Index Y TXA Transfer Index Y to Index Y TXA Transfer Index Y TXA Transfer Index Y TXA Transfer Index Y TXA Transfer Index Y TXA Tra				
MVP Block Move Positive TXS Transfer Index X to Stack Pointer Register NOP No Operation TXY Transfer Index X to Index Y ORA "OR" Memory with Accumulator TYA Transfer Index Y to Accumulator PEA Push Effective Absolute Address on Stack (or Push Immediate Data on Stack) PEI Push Effective Indirect Address on Stack (or Push Direct Data on Stack)  WMM Reserved for Future Use XBA Exchange B and A Accumulator				
NOP No Operation ORA "OR" Memory with Accumulator PEA Push Effective Absolute Address on Stack (or Push Immediate Data on Stack) PEI Push Effective Indirect Address on Stack (or Push Direct Data on Stack)  NO Operation TXY Transfer Index X to Index Y TYA Transfer Index Y to Accumulator TYX Transfer Index Y to Index X WAI Wait for Interrupt WDM Reserved for Future Use XBA Exchange B and A Accumulator		•		
ORA "OR" Memory with Accumulator PEA Push Effective Absolute Address on Stack (or Push Immediate Data on Stack) PEI Push Effective Indirect Address on Stack (or Push Direct Data on Stack)  TYA Transfer Index Y to Accumulator TYX Wait for Interrupt WDM Reserved for Future Use XBA Exchange B and A Accumulator				
PEA Push Effective Absolute Address on Stack (or Push Immediate Data on Stack)  PEI Push Effective Indirect Address on Stack (or Push Direct Data on Stack)  TYX Transfer Index Y to Index X WAI Wait for Interrupt  WDM Reserved for Future Use XBA Exchange B and A Accumulator		•		The state of the s
Data on Stack)  PEI Push Effective Indirect Address on Stack (or Push Direct Data on Stack)  WAI Wait for Interrupt  WDM Reserved for Future Use  XBA Exchange B and A Accumulator				
PEI Push Effective Indirect Address on Stack (or Push Direct WDM Reserved for Future Use Data on Stack)  WDM Reserved for Future Use XBA Exchange B and A Accumulator				
Data on Stack) XBA Exchange B and A Accumulator	PEI			·
	· <b>-</b> -			
	PER			<u> </u>
		The state of the s	.,	go carry arra arranament arra

For alternate mnemonics, see Table 7.

# **TABLE 3. VECTOR LOCATIONS**

E = 1		E = 0	
OOFFFE,F —IRQ/BRK	Hardware/Software	OOFFEE,F —IRQ	Hardware
OOFFFC,D—RESET	Hardware	OOFFEC,D—(Reserved)	
OOFFFA,B — NMI	Hardware	OOFFEA,B—NMI	Hardware
OOFFF8,9 —ABORT	Hardware	OOFFE8,9 —ABORT	Hardware
OOFFF6,7 —(Reserved)		OOFFE6,7 —BRK	Software
OOFFF4,5 —COP	Software	OOFFE4,5 —COP	Software

The VP output is low during the two cycles used for vector location access. When an interrupt is executed, D = 0 and I = 1 in Status Register P.



# **TABLE 4. OPCODE MATRIX**

M S									_								M S
_		<u> </u>				<del></del>		LSD							<del></del> _		D
0	BRK s	ORA (d,x)	COP s	3 ORA d,s 2 * 4	TSB d	ORA d	ASL d	7 ORA [d]	8 PHP s	9 ORA#		PHD s	TSB a	ORA a	ASL a	F ORA al	0
1	2 8 BPL r 2 2	2 6 ORA (d),y 2 5	2 * 8 ORA (d)	ORA (d,s),y	2 ° 5 TRB d 2 ° 5	2 3 ORA d,x 2 4	2 5 ASL d,x 2 6	2 * 6 ORA [d],y 2 * 6	1 3 CLC i 1 2	2 2 ORA a,y 3 4	1 2 INC A 1 2	TCS i	TRB a 3 6	3 4 ORA a,x 3 4	3 6 ASL a,x 3 7	4 * 5 ORA al,x 4 * 5	1
2	JSR a 3 6	AND (d,x) 2 6	JSL al	AND d,s	BIT d 2 3	AND d	ROL d	AND [d] 2 * 6	PLPs 1 4	AND #	ROL A	<u> </u>	BIT a	AND a	ROL a	AND al	2
3	BMI r 2 2	AND (d),y 2 5	AND (d) 2 5	AND (d,s),y 2 * 7	BIT d,x	AND d,x 2 4	ROL d,x 2 6	AND [d],y	SEC i	AND a,y	DEC A	<del>                                     </del>	BIT a,x	AND a,x	ROL a,x	AND al,× 4 * 5	3
4	RTIs 1 7	EOR (d,x) 2 6	WDM 2 * 2	EOR d,s 2 * 4	MVP xyc 3 * 7	EOR d 2 3	LSR d 2 5	EOR [d] 2 * 6	PHA s 1 3	EOR#	LSR A 1 2	PHK s 1 * 3	JMP a 3 3	EOR a 3 4	LSR a 3 6	EOR al 4 * 5	4
5	BVC r 2 2	EOR (d),y 2 5	EOR (d) 2 5	EOR (d,s),y 2 * 7	MVN xyc 3 * 7	EOR d,x 2 4	LSR d,x 2 6	EOR [d],y 2 6	CLI i 1 2	EOR a,y 3 4		TCD i 1 * 2	JMP al 4 * 4	EOR a,x 3 4	LSR a,x 3 7	EOR al,x 4 * 5	5
6	RTS s 1 6	ADC (d,x) 2 6	PER s 3 * 6	ADÇ d,s 2 * 4	STZ d 2 ° 3	ADC d 2 3	ROR d 2 5	ADC [d] 2 * 6	PLAs 14	ADC #	ROR A	RTL s 1 * 6	JMP (a) 3 5	ADC a	ROR a 3 6	ADC al 4 * 5	6
7	BVS r 2 2	ADC (d),y 2 5	ADC (d) 2 5	ADC (d,s),y 2 * 7	STZ d,x	ADC d,x 2 4	ROR d,x	ADC [d],y 2 * 6	SEI i 1 2	ADC a,y 3 4	PLY s 1 • 4	TDC i 1 * 2	JMP (a,x) 3 • 6	ADC a,x 3 4	ROR a,x 3 7	ADC al,x 4 * 5	7
8	BRA r 2 2	STA (d,x) 2 6	BRL rl 3 * 3	STA d,s 2 * 4	STY d 2 3	STA d 2 3	STX d 2 3	STA [d] 2 * 6	DEY i 1 2	BIT # 2 <sup>●</sup> 2	TXA i 1 2	PHB s 1 * 3	STY a 3 4	STA a 3 4	STX a 3 4,	STA al 4 * 5	8
9	BCC r 2 2	STA (d),y 2 6	STA (d) 2 • 5	STA (d,s),y 2 * 7	STY d,x 2 4	STA d,x 2 4	STX d,y 2 4	STA [d],y	TYA i 1 2	STA a,y 3 5	TXS i 1 2	TXY i 1 * 2	STZ a 3 • 4	STA a,x 3 5	STZ a,x 3 • 5	STA al,x	9
Α	LDY # 2 2	LDA (d,x) 2 6	LDX #	LDA d,s 2 * 4	LDY d 2 3	LDA d 2 3	LDX d 2 3	LDA [d] 2 * 6	TAY i 1 2	LDA #	TAX i 1 2	PLB s 1 * 4	LDY a 3 4	LDA a 3 4	LDX a 3 4	LDA al 4 * 5	А
В	BCS r 2 2	LDA (d),y 2 5	LDA (d) 2 • 5	LDA (d,s).y 2 * 7	LDY d,x 2 4	LDA d,x 2 4	LDX d,y 2 4	LDA [d],y 2 * 6	CLV i 1 2	LDA a,y 3 4	TSX i 1 2	TYX i 1 * 2	LDY a,x 3 4	LDA a,x 3 4	LDX a,y 3 4	LDA al,x 4 * 5	В
С	CPY#	CMP (d,x) 2 6	REP# 2*3	CMP d,s 2 * 4	CPY d 2 3	CMP d 2 3	DEC d 2 5	CMP [d] 2 * 6	INY i 1 2	CMP# 2 2	DEX i 1 2	WAI i 1 • 3	CPY a	CMP a	DEC a 3 6	CMP al 4 * 5	С
D	BNE r 2 2	CMP (d),y 2 5	CMP (d) 2 • 5	CMP (d,s),y 2 * 7	PEIs 2 * 6	CMP d,x 2 4	DEC d,x 2 6	CMP [d].y 2 * 6	CLD i 1 2	CMP a,y 3 4	PHX s 1 • 3	STP i	JML (a) 3 * 6	CMP a,x 3 4	DEC a,x 3 7	CMP al,x 4 * 5	D
Ε	CPX #	SBC (d,x) 2 6	SEP# 2*3	SBC d,s 2 * 4	CPX d 2 3	SBC d 2 3	INC d 2 5	SBC [d] 2 * 6	INX i 1 2	SBC # 2 2	NOP i 1 2	XBA i 1 * 3	CPX a 3 4	SBC a 3 4	INC a 3 6	SBC at 4 * 5	Ε
F	BEQ r 2 2	SBC (d),y 2 5	SBC (d) 2 5	SBC (d,s).y 2 * 7	PEAs 3 * 5	SBC d,x 2 4	INC d,x 2 6	SBC [d],y 2 * 6	SED i 1 2	SBC a,y 3 4	PLX s	XCE i 1 * 2	JSR (a,x) 3 * 6	SBC a,x 3 4	INC a,x 3 7	SBC al,x 4 * 5	F
_	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	

symbol	addressing mode	symbol	addressing mode
#	immediate	[d]	direct indirect long
Α	accumulator	[d].y	direct indirect long indexed
r	program counter relative	a	absolute
ri	program counter relative long	a,x	absolute indexed (with x)
i	implied	a,y	absolute indexed (with y)
S	stack	al	absolute long
d	direct	al,x	absolute long indexed
d,x	direct indexed (with x)	d,s	stack relative
d,y	direct indexed (with y)	(d,s),y	stack relative indirect indexed
(d)	direct indirect	(a)	absolute indirect
(d,x)	direct indexed indirect	(a,x)	absolute indexed indirect
(d),y	direct indirect indexed	хус	block move

# **Op Code Matrix Legend**

INSTRUCTION MNEMONIC	* = New 65C816 Opcodes	ADDRESSING MODE
BASE NO. BYTES	<ul><li>= New 65C02 Opcodes</li><li>Blank = NMOS 6502 Opcodes</li></ul>	BASE NO. CYCLES





TAB	LE 5.							_	_		Γ													y, (	<u></u>		STA	TUS		DE		MNE-
		#	·	<u>a</u>	v	<	-	(d),y	[6],	(X,	d,×	d,	a,×	al,x	a,y	_	=	<u>e</u>	9	豆	(a,x)	S	s, p	(d,s),y	xyc		6 5 V M			! 1 Z	0 C E	MONIC = 0
	OPERATION	1	2	3	4	5	6	7	8	9	10	111	12	13	14	15	16	17	18		20	21		23	24	-			DI		_	= 1
ADC AND ASL BCC BCS	A + M + C → A AΛM → A C − 15/7 0 − 0 BRANCH IF C = 0 BRANCH IF C = 1	69 29		6F 2F	65 25 06	0A		71 31	77 37	61 21	75 35 16		7D 3D 1E	7F 3F	79 39	90 B0			72 32	67 27			63 23	73 33		ZZZ	<i>7</i> .	:		_	c	ADC AND ASL BCC BCS
BEQ BIT BMI BNE BPL	BRANCH IF Z = 1 AAM (NOTE 1) BRANCH IF N = 1 BRANCH IF Z = 0 BRANCH IF N = 0	89	2C		24						34		3С			F0 30 D0 10										M <sub>7</sub> N	16 .	:		ż		BEQ BIT BMI BNE BPL
BRA BRK BRL BVC BVS	BRANCH ALWAYS BREAK (NOTE 2) BRANCH LONG ALWAYS BRANCH IF V = 0 BRANCH IF V = 1															80 50 70	82					00						•	o i	•	*	BRA BRK BRL BVC BVS
CLC CLD CLV CMP	0 - C 0 - D 0 - 1 0 - V A-M	C9	CD	CF	C5		18 D8 58 B8		D7	C1	D5		DD	DF	D9				D2	C7			C3	D3		· · · Z	· · ·	:	ó .		o c	CLC CLD CLI CLV CMP
COP CPX CPY DEC DEX	CO-PROCESSOR X-M Y-M DECREMENT X-1 X	E0 C0	EC CE		E4 C4 C6	3А	CA				D6		, DE									02				.zzzz			0 I	Z Z Z	. cc	COP CPX CPY DEC DEX
DEY EOR INC INX INY	Y - 1 - Y AVM - A INCREMENTS X + 1 - X Y + 1 - Y	49	4D EE		45 E6	1A	88 E8 C8	51	57	41	55 F6		5D FE	5F	59				52	47			43	53		zzzzz	· ·	:		Z Z Z Z		DEY EOR INC INX INY
JML JMP JSL JSR LDA	JUMP LONG TO NEW LOC. JUMP TO NEW LOC. JUMP LONG TO SUB. JUMP TO SUB. M — A	_	_	5C 22 AF	-			В1	B7	A1	B5	-	ВD	BF				6C	B2	A7	7C FC	АЗ	В3			×	· · ·	:		ż	*	JML JMP JSL JSR LDA
LDX LDY LSR MVN MVP	M - X M - Y O - 15/7 0 - C M - M BACKWARD M - M FORWARD	A2 A0	AE AC 4E		A6 A4 46	4A					B4 56	B6	BC 5E		BE										54 44	220		:		Z Z Z	ċ •	LDX LDY LSR MVN MVP
NOP ORA PEA PEI	NO OPERATION AVM - A Mpc + 1, Mpc + 2 - Ms - 1, Ms S - 2 - S M(d), M(d + 1) - Ms - 1, Ms	09	0D	0F	05		EA	11	17	01	15		1D	1F	19				12	07		F4 D4	03	13		Ń.		:		ż	· *	NOP ORA PEA
PER	S-2-S Mpc+rl, Mpc+rl+1-Ms-1, Ms S-2-S A-Ms, S-1-S											_		 							ļ 	62 48						•			. *	
PHB PHD PHK PHP	DBR - Ms, S - 1 - S D - Ms, Ms - 1, S - 2 - S PBR - Ms, S - 1 - S P - Ms, S - 1 - S																					8B 0B 4B 08					· ·	:		· ·	*	PHB PHD PHK PHP
PHX PHY PLA PLB PLD	X - Ms, S - 1 - S Y - Ms, S - 1 - S S + 1 - S, Ms - A S + 1 - S, Ms - DBR S + 2 - S, Ms - 1, Ms - D																					DA 5A 68 AB 2B				N .	· ·	:		Z Z	· • *	PHX PHY PLA PLB PLD
PLP PLX PLY REP ROL	S+1-S, Ms-P S+1-S, Ms-X S+1-S, Ms-Y MAP-P 	C2	2E		26	2A					36		3E									28 FA 7A				N .	 У М	X	 D i	Z Z Z	c *	PLP PLX PLY REP ROL
ROR RTI RTL RTS SBC	RTRN FROM INT. RTRN FROM SUB. LONG RTRN SUBROUTINE A - M - C - A	E9	6E ED	EF		6A		F1	F7	E1	76 F5		7E FD	FF	F9				F2	E7		40 6B 60	E3	F3		N \		X :	D I	Z :	C <b>*</b>	ROR RTI RTL RTS SBC
SEC SED SEI SEP STA	1 - C 1 - D 1 - I MVP - P A - M	E2		8F	85		38 F8 78		97	81	95		9D	9F	99				92	87			83	93		 N V	  . м	X	1 . . 1 D I	Ż	1	SEC SED SEI SEP STA
STP STX STY STZ TAX	STOP (1 - \phi 2) X - M Y - M 00 - M A - X		8E 8C 9C		86 84 64		DB AA				94 74	96	9E													 		:	· ·	:	•	STP STX STY STZ TAX
TAY TCD TCS TDC TRB	A - Y C - D C - C		1C		14		A8 5B 1B 7B																			N .		•		z ż	***	
TSB TSC TSX TXA TXS	AVM — M S — C S — X X — A X — S		0C		04	3B BA 8A 9A																				222	· ·			Z Z Z	. *	TSB TSC TSX TXA TXS
TXY TYA TYX WAI WDM	X — Y Y — A Y — X 0 — RDY NO OPERATION (RESERVED)					9B 98 BB CB 42																				N N		•		Z Z	* * *	110
XBA	B A C E					EB FB																									. *	XBA XCE



# **TABLE 6. DETAILED INSTRUCTION OPERATION**

	ADDRESS MODE	(	CYCLE	VP.	MĒ,	VDA,	VPA	ADDRESS BUS	DATA BUS	R/W		ADDRESS MODE	(	CYCLE	VP,	ML, V	VDA,\	/PA	ADDRESS BUS	DATA BUS	R/W
1	Immediate #		1.	1	1	1	1	PBR.PC	Op Code	1	● 6c.	Wait For Interrupt									
	(LDY,CPY,CPX,LDX,ORA,		2.	i	i	ò		PBR,PC+1	IDL	i		(WAI)		1.	1	1	1		1 PBR.PC	Op Code	1
	AND, EOR, ADC, BIT, LDA, (1)(	(8)	2a.	1	1	0	1	PBR,PC+2	IDH	1		(1 Op Code)	(9)	2. 3.	1	1	0		1 PBR,PC+1 0 PBR,PC+1	10	1
	CMP,SBC REP,SEP)											(1 byte) (3 cycles) IRQ.N	IMN	3. 1.	i	i	1		1 PBR.PC+1	IRQ(BRK)	i
	(14 Op Codes) (2 and 3 bytes)										● 6d.	Stop-The-Clock									
	(2 and 3 cycles)											(STP)		1.	1	1	1	1	1 PBR,PC	Op Code	1
	Absolute		1.	1	1	1		PBR,PC	Op Code	1		(1 Op Code)	<del>-</del>	2.	1	1	0		1 PBR,PC+1	10	1
	(BIT,STY,STZ,LDY,		2.	1	1	0		PBR,PC+1	AAL	1			S=1 S=0	3. 1c.	1	1	0		1 PBR,PC+1 1 PBR,PC+1	IO RES(BRK)	1
	CPY,CPX,STX,LDX, ORA,AND,EOR,ADC,		3. 4.	1	i	0		PBR,PC+2 DBR,AA	AAH Data Low	1/0			<u>s</u> =0	1b.	1	1	ŏ		1 PBR,PC+1	RES(BRK)	1
		(1)	4a.	1	1	1		DBR,AA+1	Data High	1/0			S=1	18.	1	1	0		1 PBR,PC+1	RES(BRK)	1
	(18 Op Codes)											See 21a Stack (Hardware interrupt)		1.	1	1	1	1	1 PBR,PC+1	BEGIN	1
	(3 bytes)											(maroware interropt)									
	(4 and 5 cycles)			1	1	1	1	PBR,PC	Op Code	1	7	Direct Indirect Indexed (d),y		1.	1	1	1	1	PBR.PC	Op Code	1
20.	Absolute (R-M-W) a		1. 2.	i	i	ò	i	PBR.PC+1	AAL	i	••	(ORA,AND,EOR,ADC.		2.	i	1	ò	1	PBR,PC+1	DO	1
	(ASL,ROL,LSR,ROR		3.	1	1	Ó	1	PBR,PC+2	AAH	1		STA,LDA,CMP,SBC)	(2)	2a.	1	1	0	0	PBR,PC+1	10	1
	DEC,INC,TSB,TRB)	41	4.	1	0	1		DBR,AA	Data Low	1		(8 Op Codes) (2 bytes)		3. 4.	1	1	1	0	0,D+DO 0,D+DO+1	AAL AAH	;
		(1) (3)	4a. 5.	1	0	1		DBR,AA+1 DBR,AA+1	Data High IO	i		(5,6,7 and 8 cycles)	(4)	48.	1	i	ò	ō	DBR, AAH, AAL+		1
		(1)	6a.	1	ō	1		DBR,AA+1	Data High	0		• •		5.	1	1	1	0	DBR,AA+Y	Data Low	1/0
			6.	1	0	1	0	DBR,AA	Data Low	0			(1)	5 <b>a</b> .	1	1	1	0	DBR,AA+Y+1	Data High	1/0
2¢.	Absolute (JUMP) a		1.	1	1	1	1	PBR,PC	Op Code	1	8.	Direct Indirect Indexed Long (d),y		1. 2.	1	1	1	1	PBR.PC+1	Op Code DO	1
	(JMP)(4C) (1 Op Code)		2. 3.	1	1	0		PBR,PC+1 PBR,PC+2	NEW PCL NEW PCH	1		(ORA,AND,EOR,ADC,	(2)	2. 2a.	i	i	ŏ	ċ	PBR,PC+1	10	i
	(3 bytes)		1.	i	i	1	i	PBR NEW PC	Op Code	i		STA,LDA,CMP,SBC)	,	3.	1	1	1	0	0,D+DO	AAL	1
	(3 cycles)											(8 Op Codes)		4.	1	1	1		0,D+DO+1	AAH AAB	1
			1.	1	,	1	1	PBR.PC	Op Code	1		(2 bytes) (6,7 and 8 cycles)		5. 6.	1	1	1	0	0.D+DO+2 AAB,AA+Y	Data Low	1/0
	Absolute (Jump to subroutine) a		2.	1	i	ò	i	PBR,PC+1	NEW PCL	i		(0). 2.1.2.2.3/0.03/	(1)	6a.	1	1	1	ō	AAB,AA+Y+1	Data High	1/0
	(JSR)		3.	1	1	ō	1	PBR,PC+2	NEW PCH	1	9.	Direct Indexed Indirect (d,x)		1.	1	1	1	1	PBR,PC	Op Code	1
	(1 Op Code)		4.	1	1	0	0	PBR,PC+2	10	1		(ORA,AND,EOR,ADC,		2.	1	1	0	1	PBR,PC+1	DO	1
	(3 bytes)		5. 6.	1	1	1	0	0,S 0,S-1	PCH PCL	Ö		STA,LDA,CMP,SBC) (8 Op Codes)	(2)	2a. 3.	1	1	0	0	PBR.PC+1 PBR.PC+1	10	1
	(6 cycles) (different order from N6502)		1.	1	1	1	1	PBR,NEW PC	Next Op Code	1		(2 bytes)		4.	i	i	1	ō	0,D+DO+X	AAL	1
	Absolute Long al		1.	1	1	1	1	PBR,PC	Op Code	1		(6,7 and 8 cycles)		<b>5</b> .	1	1	1	0	0.D+DO+X+1	AAH	1
	(ORA,AND,EOR,ADC		2.	1	1	0	1	PBR,PC+1	AAL	1			(1)	6. 6a.	1	1	1	0	DBR,AA+1	Data Low Data High	1/0 1/0
	STA,LDA,CMP,SBC) (8 Op Codes)		3. 4.	1	1	0	1	PBR,PC+2 PBR,PC+3	AAH AAB	1	100	Direct,X d,x	(1)	0a. 1.	1	,	1	1	PBR,PC	Op Code	1
	(4 bytes)		5.	i	1	1	ò	AAB,AA	Data Low	1/0	104	(BIT,STZ,STY,LDY,		2.	i	i	Ö	i	PBR,PC+1	DO	i
		(1)	5 <b>a</b> .	1	1	1	0	AAB,AA+1	Data High	1/0		ORA,AND,EOR,ADC,	(2)	2a.	1	1	0	0	PBR,PC+1	10	1
<b>★</b> 3b.	Absolute Long (JUMP) at		1.	1	1	1	1	PBR,PC	Op Code	1		STA,LDA,CMP,SBC)		3. 4.	1	1	0	0	PBR,PC+1 0,D+DO+X	IO Data Low	1 1/0
	(JMP) (1 Op Code)		2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	NEW PCL NEW PCH	1		(11 Op Codes) (2 bytes)	(1)	4a.	i	i	i	ŏ	0,D+DO+X+1	Data High	1/0
	(4 bytes)		4.	i	i	ŏ	i	PBR PC+3	NEW BR	1		(4,5 and 6 cycles)	٠,,							-	
	(4 cycles)		1.	1	1	1	1	NEW PBR,PC	Op Code		10b	Direct,X(R-M-W) d,x		1.	1	1	1	1	PBR,PC	Op Code	1
										1		(ASL,ROL,LSR,ROR,	(2)	2. 2a.	1	1	0	1	PBR,PC+1 PBR,PC+1	DO 10	1
40.	Absolute Long (Jump to		1.	1	1	1	1	PBR.PC	Op Code	1		DEC,INC) (6 Op Codes)	(2)	2a. 3.	i	1	0	0	PBR,PC+1	10	i
<b>-</b> 30.	Subroutine Long (Jump to		2.	i	i	ò	i	PBR PC+1	NEW PCL	1		(2 bytes)		4.	1	0	1	0	0,D+DO+X	Data Low	1
	(JSL)		3.	1	1	0	1	PBR,PC+2	NEW PCH	1		(6,7,8 and 9 cycles)	(1)	4a.	1	0	1	0	0,D+DO+X+1 0,D+DO+X+1	Data High IO	1
	(1 Op Code)		4. 5.	1	1	1	0	0,S 0,S	PBR IO	0			(3)	5. 6a.	1	0	1	0	0.D+DO+X+1	Data High	ò
	(4 bytes) (7 cycles)		5. 6.	i	i	ŏ	1	PBR.PC+3	NEW PBR	i			١٠,	6.	1	ō	1	0	0,D+DO+X	Data Low	0
	, , , , , , , ,		7.	1	1	1	0	0,S-1	PCH	0	11	Direct,Y d,y		1.	1	1	1	1	PBR,PC	Op Code	1
			8.	1	1	1	0	0,S-2 NEW PBR,PC	PCL Next Op Code	. 1		(STX,LDX)	(0)	2.	1	1	0	1	PBR,PC+1	DO 10	1
	District d		1.	1	1	1	1	PBR.PC	Op Code	,		(2 Op Codes) (2 bytes)	(2)	2a. 3.	1	1	0	0	PBR,PC+1 PBR,PC+1	10	i
4a.	Direct d (BIT,STZ,STY,LDY,		1. 2.			ò		PBR.PC+1	DO	i		(4,5 and 6 cycles)		4.	1	1	1	Ō	0,D+DO+Y	Data Low	1/0
		(2)	2a.	1	1	0	0	PBR,PC+1	10	1			(1)	4a.	1	1	1	0	0,D+DO+Y+1	Data High	1/0
	ORA,AND,EOR,ADC,		3.	1	1	1	0	0,D+DO	Data Low Data High	1/0 1/0	12a	Absolute,X a,x		1.	1	1	1	1	PBR PC	Op Code	1
	STA,LDA,CMP,SBC) (18 Op Codes)	(1)	3a.	1	1	1	0	0,D+DO+1	Data High	170		(BIT,LDY,STZ, ORA,AND,EOR,ADC,		2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	AAL AAH	1
	(2 bytes)											STA,LDA,CMP,SBC)	(4)	3a.	1	i	ō	Ó	DBR,AAH,AAL+		1
	(3,4 and 5 cycles)											(11 Op Codes)		4.	1	1	1	0	DBR,AA+X	Data Low	1/0
4b.	Direct (R-M-W) d		1.	1	1	1	1	PBR,PC	Op Code	1		(3 bytes)	(1)	4a.	1	1	1	0	DBR,AA+X+1	Data High	1/0
	(ASL,ROL,LSR,ROR DEC,INC,TSB,TRB)	(2)	2. 2a.	1	1	0	1	PBR PC+1 PBR PC+1	DO 10	1	125	(4,5 and 6 cycles) Absolute,X(R-M-W) a,x		1.	1	1	1	1	PBR,PC	Op Code	1
	(6 Op Codes)	(-/	3.	i	ò	1	ō	0.D+DO	Data Low	1	120	(ASL,ROL,LSR,ROR,		1. 2.	i	i	ò	i	PBR.PC+1	AAL	i
	(2 bytes)	(1)		1	0	1	0	0,D+DO+1	Data High	1		DEC,INC)		3.	1	1	0	1	PBR,PC+2	AAH	1
		(3)	4. 5a.	1	0	0	0	0,D+DO+1 0,D+DO+1	IO Data High	1		(6 Op Codes)		4. 5.	1	1	0	0	DBR,AAH,AAL+ DBR,AA+X	XL IO Data Low	1
		(')	5a.	i	ŏ	i	ŏ	0.D+DO	Data Low	ō		(3 bytes) (7 and 9 cycles)	(1)		i	ő	i	ŏ	DBR,AA+X+1	Data High	i
5.	Accumulator A		1.	1	1	1	1	PBR,PC	Op Code	1		(, , , , , , , , , , , , , , , , , , ,	(3)		1	0	0	0	DBR,AA+X+1	10	1
	(ASL,INC,ROL,DEC,LSR,ROR	₹)	2.	1	1	0	0	PBR,PC+1	10	1			(1)	7a. 7.	1	0	1	0	DBR,AA+X+1 DBR,AA+X	Data High Data Low	0
	(6 Op Codes)														1	1	1	1	PBR.PC	Op Code	٠
	(1 byte) (2 cycles)										#13	Absolute Long,X al,x (ORA,AND,EOR,ADC,		1. 2.	i	i	ò	i	PBR,PC+1	AAL	1
6a	Implied I		1.	1	1	1	1	PBR.PC	Op Code	1		STA,LDA,CMP,SBC)		3.	1	1	0	1	PBR,PC+2	AAH	1
	(DEY, INY, INX, DEX, NOP,		2.	1	1	0	0	PBR.PC+1	10	1		(8 Op Codes)		4.	1	1	0	1	PBR,PC+3	AAB Data Low	1 1/0
	XCE, TYA, TAY,TXA, TXS,											(4 bytes) (5 and 6 cycles)	(1)	5. 5a.	1	1	1	0	AAB,AA+X AAB,AA+X+1	Data Low Data High	1/0
	TAX,TSX,TCS,TSC,TCD, TDC,TXY,TYX,CLC,SEC,										14	Absolute,Y a,y	``'	1.	1	1	1	1	PBR,PC	Op Code	1
	CLI,SEI,CLV,CLD,SED)											(LDX,ORA,AND,EOR,ADC,		2.	1	1	0	1	PBR,PC+1	AÁL	1
	(25 Op Codes)											STA,LDA,CMP,SBC)		3.	1	1	0	1	PBR,PC+2	AAH	1
	(1 byte) (2 cycles)											(9 Op Codes) (3 bytes)	(4)	3a. 4.	1	1	0	0	DBR,AAH,AAL- DBR,AA+Y	Data Low	1 1/0
<b>★</b> £h	Implied I		1.	1	1	1	1	PBR,PC	Op Code	1		(4,5 and 6 cycles)	(1)		i	i	i	Ö	DBR,AA+Y+1	Data High	1/0
00.	(XBA)		2.	1	1	0	0	PBR,PC+1	ιό	1	15	Relative r		1.	1	1	1	1	PBR,PC	Op Code	1
	(1 Op Code)		3.	1	1	0	0	PBR,PC+1	10	1		(BPL,BMI,BVC,BVS,BCC,		2.	1	1	0	1	PBR,PC+1	Offset	1
	(1 byte) (3 cycles)											BCS,BNE,BEQ,BRA) (9 Op Codes)	(5) (6)	2a. 2b.	1	1	0	0	PBR,PC+1 PBR,PC+1	10 10	1
	(0.076100)											(2 bytes)	(0)	1.	i	i	1	1	PBR PC+Offset		i
												(2,3 and 4 cycles)									



# TABLE 6. DETAILED INSTRUCTION OPERATION (CONT.)

•										- ==										5474 5116	s 477
	ADDRESS MODE	C	CLE	VP,	ML, \	/DA,	/PA	ADDRESS BUS	DATA BUS	R/W		ADDRESS MODE		CYCLE	VP,	ML,	VDA,	VPA	ADDRESS BUS	DATA BUS	R/W
<b>*</b> 16.	Relative Long rl (BRL)		1. 2.	1	1	1	1	PBR,PC PBR,PC+1	Op Code Offset Low	1	211.	Stack (Push) 8		1. 2.	1	1	1 0	1	PBR PC+1	Op Code IO	1
	(1 Op Code)		3.	i	i	ŏ	i	PBR.PC+2	Offset High	i		(PHP,PHA,PHY,PHX, PHD,PHK,PHB) (	(1)		i	i	1	ō	0,S	Register High	
	(3 bytes)		4.	1	1	0	0	PBR,PC+2	10	1		(7 Op Codes)		3.	1	1	1	0	0,S-1	Register Low	1
179	(4 cycles) Absolute Indirect (a)		1. 1.	1	1	1	1	PBR,PC+Offset PBR,PC	Op Code Op Code	1		(1 byte) (3 and 4 cycles)									
17a.	(JMP)		2.	1	i	ò	1	PBR,PC+1	AAL	i	21g.	Stack (Pull) s		1.	1	1	1	1	PBR,PC	Op Code	1
	(1 Op Code)		3.	1	1	0	1	PBR,PC+2	AAH	1	-	(PLP,PLA,PLY,PLX,PLD,PLB)		2.	1	1	0	0	PBR,PC+1	10	1
	(3 bytes) (5 cycles)		4. 5.	1	1	1	0	0,AA 0.AA+1	NEW PCL NEW PCH	1		(Different than N6502) (6 Op Codes)		3. 4.	1	1	0	0	PBR,PC+1 0,S+1	IO Register Low	1
			1.	1	1	1	1	PBR,NEW PC	Op Code	1		(1 byte) (	(1)	4a	1	1	1	ō	0,S+2	Register High	
<b>★</b> 17b.	Absolute Indirect (a)		1. 2.	1	1	1	1	PBR,PC	Op Code	1	****	(4 and 5 cycles)		_					202.50	0-0-4-	
	(JML)		2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	AAL AAH	1	₩21h.	Stack (Push Effective Indirect Address) s		1. 2.	1	1	1	1	PBR,PC+1	Op Code DO	1
	(1 Op Code)		4.	1	1	1	0	O,AA	NEW PCL	1		(PEI) (	(2)	2a.	1	1	0	0	PBR,PC+1	10	1
	(3 bytes) (6 cycles)		5. 6.	1	1	1	0	0,AA+1 0,AA+2	NEW PCH NEW PBR	1		(1 Op Code) (2 bytes)		3. 4.	1	1	1	0	0.D+DO 0.D+DO+1	AAL AAH	1
	(0.0,0.00,		1.	1	1	1	1	NEW PBR.PC	Op Code	1		(6 and 7 cycles)		5.	i	i	1	ŏ	0,S	AAH	ò
• 18.	Direct Indirect (d)		1.	1	1	1	1	PBR,PC	Op Code	1				6.	1	1	1	0	0,S-1	AAL	0
	(ORA,AND,EOR,ADC, STA,LDA,CMP,SBC)		2. 2a.	1	1	0	1	PBR,PC+1 PBR,PC+1	DO 10	1	<b>≠21</b> i.	Stack (Push Effective Absolute Address) s		1. 2.	1	1	1	1	PBR,PC PBR,PC+1	Op Code AAL	1
	(8 Op Codes)		3.	1	1	1	0	0.D+DO	AAL	1		(PEA)		3.	1	1	0	1	PBR,PC+2	AAH	1
	(2 bytes) (5,6 and 7 cycles)		4. 5.	1	1	1	0	0,D+DO+1 DBR.AA	AAH Data Low	1 1/0		(1 Op Code) (3 bytes)		4. 5.	1	1	1	0	0,S 0,S-1	AAH AAL	0
			5a.	1	1	1	ō	DBR AA+1	Data Low	1/0		(5 cycles)		J.	•	•	•	•	0,5-1	NAL.	•
<b>#</b> 19.	Direct Indirect Long [d]		1.	1	1	1	1	PBR,PC	Op Code	1	<b>★2</b> 1j.	Stack (Push Effective		1.	1	1	1	1	PBR,PC	Op Code	1
	(ORA,AND,EOR,ADC		2.	1	1	0	1	PBR,PC+1	DO	1		Program Counter Relative Address) s		2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	Offset Low Offset High	1
	STA,LDA,CMP,SBC) (8 Op Codes)		2a. 3.	1	1	0	0	PBR,PC+1 0,D+DO	IO AAL	-1		(PER)		4.	i	i	ŏ	ò	PBR.PC+2	10	1
	(2 bytes)		4.	1	1	1	0	0,D+DO+1	AAH	1		(1 Op Code)		5.	1	1	1	0	0,S	PCH+OFF+ CARRY	0
	(6,7 and 8 cycles)		5. 6.	1	1	1	0	0,D+DO+2 AAB,AA	AAB Data Low	1 1/0		(3 bytes) (6 cycles)		6.	1	1	1	0	0,S-1	PCL+OFFSET	0
			6a.	i	i	i	ŏ	AAB,AA+1	Data High	1/0	<b>*22</b>	Stack Relative d,s		1.	1	1	1	1	PBR,PC	Op Code	1
20a.	Absolute Indexed Indirect (a,		1.	1	1	1	1	PBR,PC	Op Code	1		(ORA,AND,EOR,ADL,		2.	1	1	0	1	PBR,PC+1	so	1
	(JMP) (1 Op Code)		2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	AAL AAH	1		STA,LDA,CMP,SDC) (8 Op Codes)		3. 4.	1	1	0	0	PBR,PC+1 0.S+SO	IO Data Low	1 1/0
	(3 bytes)		4.	1	1	0	Ó	PBR,PC+2	Ю	1		(2 bytes) (	1)	4a.	i	i	1	ō	0,5+50+1	Data High	1/0
	(6 cycles)		5. 6.	1	1	0	1	PBR,AA+X PBR,AA+X+1	NEW PCL NEW PCH	1		(4 and 5 cycles)									
			1.	1	i	ĭ	i	PBR, NEW PC	Op Code	i	<b>*23</b> .	Stack Relative Indirect Indexed (d,s),y		1. 2.	1	1	1	1	PBR,PC+1	Op Code SO	1
<b>★</b> 20b.	Absolute Indexed Indirect		1.	1	1	1	1	PBR,PC	Op Code	1		(ORA,AND,EOR,ADC,		3.	i	i	ŏ	ò	PBR+PC+1	10	i
	(Jump to Subroutine Indexed Indirect) (a,x)		2. 3.	1	1	0	1	PBR,PC+1 0,S	AAL PCH	1		STA,LDA,CMP,SDC)		4. 5.	1	1	1	0	0,5+50	AAL AAH	1
	(JSR)		4.	1	1	1	0	0,S-1	PCL	Ō		(8 Op Codes) (2 bytes)		5. 6.	1	1	ó	Ö	0,S+SO+1 0,S+SO+1	10	i
	(1 Op Code) (3 bytes)		5. 6.	1	1	0	1	PBR,PC+2 PBR,PC+2	AAH IO	1		(7 and 8 Cycles)		7.	1	1	1	0	DBR,AA+Y		1/0
	(8 cycles)		7.	i	i	0	ĭ	PBR AA+X	NEW PCL	i	<b>+</b> 24a	Block Move Positive	(1)	7a. Γ1.	1	1	1	0	DBR,AA+Y+1 PBR,PC	Data High Op Code	1/0 1
			8. 1.	1	1	0	1	PBR,AA+X+1 PBR,NEW PC	NEW PCH	1	240.	(forward) xyc		2.	1	i	ò	í	PBR,PC+1	DBA	1
21a	Stack (Hardware		1.	i	,	1	1	PBR,PC	Next Op Coo	1		(MVP)		3.	1	1	0	1	PBR,PC+2	SBA	1
	Interrupts) s	(3)	2.	1	1	o	0	PBR,PC	10	1			1-2 /te	4. 5.	1	1	1	0	SBA,X DBA,Y	Source Data Dest. Data	ò
	(IRQ,NMI,ABORT,RES) (4 hardware interrupts)		3. 4.	1	1	1	0	0,S 0,S-1	PBR PCH	0		(7 cycles) C	=2	6.	1	1	0	0	DBA,Y	10	1
	(0 bytes)		5.	i	i	1	ŏ	0,S-2	PCL	0		x = Source Address y = Destination		L7. ∏1.	1	1	0	0	DBA,Y PBR,PC	Op Code	1
	(7 and 8 cycles)		6. 7.	1	1	1	0	0,S-3 0,VA	P AAVL	0		c = Number of Bytes to Move -	1	2.	1	1	0	1	PBR,PC+1	DBA	1
			7. 8.	Ö	i	i	0	0,VA+1	AAVH	i		x,y Decrement	-1	3. 4.	1	1	0	0	PBR,PC+2 SBA,X-1	SBA Source Data	1
			1.	1	1	1	1	0,AAV	Next Op Cod	te 1			/te	5.	i	i	i	ŏ	DBA,Y-1	Dest. Data	ò
21b.	Stack (Software Interrupts) s		1. 2.	1	1	1 0	1	PBR,PC+1	Op Code Signature	1		is higher (more positive)	= 1	6.	1	1	0	0	DBA,Y-1 DBA,Y-1	10 10	1
	(BRK,COP)	(7)	3.	i	i	1	ò	0,S	PBR	ö		than the source start address.		<u>L</u> 7. □1.	,		1	1	PBR.PC	Op Code	i
	(2 Op Codes) (2 bytes)		4.	1	1	1	0	0,S-1	PCH PCL	0		FFFFFF		2.	i	1	0	1	PBR,PC+1	DBA	1
	(7 and 8 cycles)		5. 6.	1	i	1	0	0,S-2 0,S-3 (COP La	tches) P	0		Dest. Start N By	/te ast	3. 4.	1	1	0 1	1	PBR.PC+2 SBA,X-2	SBA Source Data	1
			7.	0	1	1	0	0,VA	AAVL	1		Source Start C	=0	5.	1	1	1	0	DBA,Y-2	Dest. Data	Ó
			8. 1.	1	1	1	0	0,VA+1 0,AAV	AAVH Next Op Cod			Dest. End Source End		6. 7.	1	1	0.	0	DBA,Y-2 DBA,Y-2	10	1
21c.	Stack (Return from		1.	1	1	1	1	PBR,PC	Op Code	1		000000		Li.	i	i	1	1	PBR,PC+3	Next Op Code	1
	Interrupt) s (RTI)		2. 3.	1	1	0	0	PBR,PC+1 PBR,PC+1	10 10	1				_							
	(1 Op Code)		4.	i	1	1	0	0,S+1	P	i	<b>★24b</b> .	Block Move Negative (backward) xyc		1.	1	1	1 0	1	PBR,PC PBR,PC+1	Op Code DBA	1
	(1 byte)		5. 6.	1	1	1	0	0,5+2	PCL PCH	1			1-2	3.	ì	i	ŏ	i	PBR,PC+2	SBA	i
	(6 and 7 cycles) (different order from N6502)		7.	i	i	i	0	0,S+3 0,S+4	PBR	i			yte		1	1	1	0	SBA,X	Source Data	1
			1.	1	1	1	1	PBR PC	New Op Coo	ie 1		(3 bytes) C (7 cycles)	:=2	5. 6.	1	1	1	0	DBA,Y DBA,Y	Dest. Data IO	1
21d.	Stack (Return from Subroutine) s		1. 2.	1	1	1	1	PBR,PC+1	Op Code IO	1		x = Source Address y = Destination		7.	1	1	0	0	DBA,Y	10	1
	(RTS)		3.	1	i	ŏ	ō	PBR,PC+1	10	i		c = Number of Bytes to Move -	-1	Г1.	1	1	1	1	PBR,PC	Op Code	1
	(1 Op Code)		4. 5.	1	1	1	0	0,S+1 0,S+2	PCL PCH	1		x,y Increment	V-1	2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	DBA SBA	1
	(1 byte) (6 cycles)		5. 6.	1	i	0	0	0,S+2 0,S+2	10	1		FFFFFF By	yte	4.	1	1	1	0	SBA,X+1	Source Data	1
			1.	1	1	1	1	PBR,PC	Op Code	1		Source End C	;=1	5. 6.	1	1	1 0	0	DBA,Y+1 DBA,Y+1	Dest. Data IO	0
<b>≠</b> 21e.	Stack (Return from Subroutine Long) s		1. 2.	1	1	1	0	PBR,PC+1	Op Code IO	1		Dest.End		7.	i	1	0	ŏ	DBA,Y+1	10	i
	(RTL)		3.	1	i	0	0	PBR,PC+1	10	1		Source Start  Dest. Start		Π.	1	1	1	1	PBR,PC	Op Code	1
	(1 Op Code)		4. 5.	1	1 1	1	0	0,S+1	NEW PCH	1		N.B.	vte	2. 3.	1	1	0	1	PBR,PC+1 PBR,PC+2	DBA SBA	1
	(1 byte) (6 cycles)		5. 6.	1	1	1	0	0,S+2 0,S+3	NEW PCH NEW PBR	1		000000 C	):0	4.	i	1	1	0	SBA,X+2	Source Data	i
	•		1.	1	1	1	1	NEW PBR,PC	Next Op Coo	ie 1		MVN is used when the		5. 6.	1	1	1	0	DBA,Y+2 DBA,Y+2	Dest. Data IO	0
												destination start address is lower (more negative)		7.	1	1	0	ŏ	DBA,Y+2	10	i
												than the source start		Lı.	1	1	1	1	PBR,PC+3	Next Op Code	1
												address.									





#### TABLE 5. NOTES

- Bit immediate N and V flags not affected. When M = 0, M<sub>15</sub> N and M<sub>14</sub> -V.
   Break Bit (B) in Status register indicates hardware or software break.
- 3. \* = New 65C816 Instructions = New 65C02 Instructions Blank = NMOS 6502
- + Add Subtract A AND
- V OR ★ Exclusive OR

#### TABLE 6. NOTES

- (1) Add 1 byte (for immediate only) for M=0 or X=0 (i.e. 16 bit data), add 1 cycle for M=0 or X=0.
- (2) Add 1 cycle for direct register low (DL) not equal 0.
- (3) Special case for aborting instruction. This is the last cycle which may be aborted or the Status, PBR or DBR registers will be updated.
- (4) Add 1 cycle for indexing across page boundaries, or write, or X=0. When X=1 or in the emulation mode, this cycle contains invalid addresses.
- (5) Add 1 cycle if branch is taken.
- (6) Add 1 cycle if branch is taken across page boundaries in 6502 emulation mode (E=1).
- (7) Subtract 1 cycle for 6502 emulation mode (E=1).
- (8) Add 1 cycle for REP, SEP.
- (9) Wait at cycle 2 for 2 cycles after NMI or IRQ active input

#### Abbreviations:

AAB Absolute Address Bank

AAH Absolute Address High AAL Absolute Address Low AAVH Absolute Address Vector High

AAVL Absolute Address Vector Low C Accumulator

D Direct Register
DBA Destination Bank Address

DBR Data Bank Register

DO Direct Offset

IDH Immediate Data High IDL Immediate Data Low

10 Internal Operation P Status Register

PBR Program Bank Register

PC Program Counter R-M-W Read-Modify-Write

S Stack Address

SBA Source Bank Address
SO Stack Offset

VA Vector Address

VA Vector Address
x,y Index Registers
\* = New \$5C816 Addressing Modes
• = New 65C02 Addressing Modes
Blank = NMOS 6502 Addressing Modes

# RECOMMENDED **ASSEMBLER SYNTAX STANDARDS**

#### **DIRECTIVES**

Assembler directives are those parts of the assembly language source program that give directions to the assembler; this includes the definition of data area and constants within a program. This standard excludes any definitions of assembler directives.

#### COMMENTS

An assembler should provide a way to use any line of the source program as a comment. The recommended way of doing this is to treat any blank line, or any line that starts with a semicolon or an asterisk, as a comment. Other special characters may be used as well.

#### THE SOURCE LINE

Any line that causes the generation of a single VL65C816 machine language Instruction should be divided into four fields: a label field, the operation code, the operand, and the comment field.

The Label Field - The label field begins in column one of the line. A label must start with an alphabetic character, and may be followed by zero or more alphanumeric characters. An assembler may define an upper limit on the number

of characters that can be in a label, as long as that upper limit is greater than or equal to six characters. An assembler may limit the alphabetic characters to upper case characters if desired. If lower case characters are allowed, they should be treated as identical to their upper case equivalents. Other characters may be allowed in the label, as long as their use does not conflict with the coding of operand fields.

The Operation Code Field - The operation code consists of a threecharacter sequence (mnemonic) from Table 2. It starts no sooner than column two of the line, or one space after the label if a label is coded.

Many of the operation codes in Table 2 have duplicate mnemonics; when two or more machine language instructions have the same mnemonic, the assembler resolves the difference based on the operand.

If an assembler allows lower case letters in labels, it must also allow lower case letters in mnemonics. When lower case letters are used in the mnemonic, they

are treated as equivalent to the uppercase counterpart. Thus, the mnemonics LDA, Ida, and LdA must all be recognized, and are equivalent.

In addition to the mnemonics in Table 2, an assembler may provide the alternative mnemonics shown in Table 7.

SJL should be recognized as equivalent to JSR when it is specified with a long absolute address. JML is equivalent to JMP with long addressing force.

The Operand Field - The operand field may start no sooner than one space after the operation code field. The assembler must be capable of at least 24-bit address calculations. The assembler should be capable of specifying addresses as labels, integer constants, and hexadecimal constants. The assembler must allow addition and subtraction in the operand field. Labels are recognized by the fact that they start with alphabetic characters. Decimal numbers are recognized as containing only the decimal digits 0 through 9. Hexadecimal constants shall be recognized by prefixing the constant



with a dollar sign (\$) character, followed by zero or more of either the decimal digits or the hexadecimal digits A through F. If lower case letters are allowed in the label field, then they are also allowed as hexadecimal digits.

All constants, no matter what their format, provide at least enough precision to specify all values that can be represented by a 24-bit signed or unsigned integer represented in two's complement notation.

Table 9 shows the operand formats that are recognized by the assembler. The symbol d is a label or value that the assembler can recognize as being less than #100. The symbol a is a label or value which the assembler can recognize as greater than \$FF but less than \$10000; the symbol al is a label or value that the assembler can recognize as being greater than \$FFFF. The symbol EXT is a label that cannot be located by the assembler at the time the instruction is assembled. Unless instructed otherwise, an assembler assumes that EXT labels are two bytes long. The symbols r and rl are 8- and 16-bit signed displacements calculated by the assembler.

Note that the operand does not determine whether or not immediate addressing loads one or two bytes; this is determined by the setting of the status register. This forces the requirement for a directive or directives that tell the assembler to generate one or two bytes of space for immediate loads. The directives provided must allow separate

settings for the accumulator and index registers.

The assembler shall use the <, >, and ^ characters after the # character in an immediate address to specify which byte or bytes are to be selected from the value of the operand. Any calculations in the operand must be performed before the byte selection takes place. Table 8 defines the action taken by each operand by showing the effect of the operator on an address. The column that shows a two-byte immediate value shows the bytes in the order In which they appear in memory. The coding of the operand is for an assembler that uses 32 bit address calculations. showing the way that the address should be reduced to a 24 bit value.

In any location in an operand in which an address, or expression resulting in an address, can be coded, the assembler recognizes the prefix characters <, I, and >, which force one-byte (direct page), two-byte (absolute) or three-byte (long absolute) addressing. In cases in which the addressing mode is not forced, the assembler shall assume that the address is two bytes unless the assembler is able to determine the type of addressing required by context, in which case that addressing mode is used. Addresses are truncated without error if an addressing mode is forced that does not require the entire value of the address. For example:

> LDA \$0203 LDA \$010203

are completely equivalent. If the addressing mode is not forced, and the type of addressing cannot be determined from context, the assembler assumes that a two-byte address is to be used. If an instruction does not have a short addressing mode (as in LDA. which has no direct page indexed by Y) and a short address is used in the operand, the assembler automatically extends the address by padding the most significant bytes with zeros in order to extend the address to the length needed. As with immediate addressing. any expression evaluation takes place before the address is selected; thus, the address selection character is only used once, before the address of expression.

The exclamation point (I) character should be supported as an alternative to the vertical bar (I).

A long indirect address is indicated in the operand field of an instruction by surrounding the direct page address where the indirect address is found by square brackets; direct page addresses that contains 16-bit addresses are indicated by being surrounded by parentheses.

The operands of a block move instruction are specified as source bank, destination band (the opposite order of the object bytes generated).

Comment Field -The comment field may start no sooner than one space after the operation code field or operand code field or operand field, depending on instruction type.

# TABLE 7. ALTERNATIVE MNEMONICS

Standard	Alias
BCC	BLT
BCS	BGE
CMP A	CMA
DEC A	DEA
INC A	INA
JSL	J\$R
JML	JMP
TCD	TAD
TCS	TAS
TDC	TDA
TSC	TSA
XBA	SWA

# **TABLE 8. BYTE SELECTION OPERATOR**

Operand	One Byte Result	Two By	te Result
#\$01020304	04	04	03
#<\$01020304	04	04	03
#>\$01020304	03	03	02
#^\$01020304	02	02	01



# **TABLE 9. ADDRESS MODE FORMATS**

Addressing Mode	Format	Addressing Mode	Format	
Immediate	#d	Absolute Indexed by Y	!d,y	
	#a		d,y	
	#al		a,y	
	#EXT		!a,y	
	# <d< td=""><td></td><td>!al<sub>.</sub>y</td><td></td></d<>		!al <sub>.</sub> y	
	# <a< td=""><td></td><td>!EXT,y</td><td></td></a<>		!EXT,y	
	# <al< td=""><td></td><td>EXT,y</td><td></td></al<>		EXT,y	
	# <ext< td=""><td>Absolute Long Indexed</td><td>&gt;d,x</td><td></td></ext<>	Absolute Long Indexed	>d,x	
	#>d	by X	>a,x	
	#>a	•	>al,x	
	#>al		al,x	
	#>EXT		>EXT,x	
	#Ad	Program Counter	d	(the assembler calculates
	 #∧a	Relative and	a	r and ri)
	#^al	Program Counter	al	· and · · ·
	#^EXT	Relative Long	EXT	
Absolute	!d	Absolute Indirect	(d)	
, 1550.615	!a	Absolute manest	(!d)	
	a		(a)	
	lal			
	!EXT		(!a)	
	EXT		(!al) (EVT)	
Absolute Long	>d	Direct Indirect	(EXT)	
Absolute Long		Direct indirect	(d)	
	>a >-!		( <a)< td=""><td></td></a)<>	
	>al		( <al)< td=""><td></td></al)<>	
	al	<b>D</b> 1. A 1. 11. A 1.	( <ext)< td=""><td></td></ext)<>	
Discot Days	>EXT	Direct Indirect Long	[d]	
Direct Page	d		[ <a]< td=""><td></td></a]<>	
	<d< td=""><td></td><td>[<al]< td=""><td></td></al]<></td></d<>		[ <al]< td=""><td></td></al]<>	
	<a></a>		[ <ext]< td=""><td></td></ext]<>	
	<al< td=""><td>Absolute Indexed</td><td>(d,x)</td><td></td></al<>	Absolute Indexed	(d,x)	
	<ext< td=""><td></td><td>(!d,x)</td><td></td></ext<>		(!d,x)	
Accumulator	A		(a,x)	
Implied Addressing	(no operand)		(!a,x)	
Direct Indirect	(d),y		(!al,x)	
Indexed	( <d),y< td=""><td></td><td>(EXT,x)</td><td></td></d),y<>		(EXT,x)	
	( <a),y< td=""><td></td><td>(!EXT,x)</td><td></td></a),y<>		(!EXT,x)	
	( <al),y< td=""><td>Stack Addressing</td><td>(no operand)</td><td></td></al),y<>	Stack Addressing	(no operand)	
	( <ext),y< td=""><td>Stack Relative</td><td>(d,s),y</td><td></td></ext),y<>	Stack Relative	(d,s),y	
Direct Indirect	[d],y	Indirect Indexed	( <d,s),y< td=""><td></td></d,s),y<>	
Indexed Long	[ <d],y< td=""><td></td><td>(<a,s),y< td=""><td></td></a,s),y<></td></d],y<>		( <a,s),y< td=""><td></td></a,s),y<>	
	[ <a],y< td=""><td></td><td>(<al,s),y< td=""><td></td></al,s),y<></td></a],y<>		( <al,s),y< td=""><td></td></al,s),y<>	
	[ <al],y< td=""><td></td><td>(<ext,s),y< td=""><td></td></ext,s),y<></td></al],y<>		( <ext,s),y< td=""><td></td></ext,s),y<>	
	[ <ext],y< td=""><td>Block Move</td><td>d,d</td><td></td></ext],y<>	Block Move	d,d	
Direct Indexed	(d,x)		d,a	
Indirect	( <d,x)< td=""><td></td><td>d,al</td><td></td></d,x)<>		d,al	
	( <a,x)< td=""><td></td><td>d,EXT</td><td></td></a,x)<>		d,EXT	
	( <al,x)< td=""><td></td><td>a,d</td><td></td></al,x)<>		a,d	
	( <ext,x)< td=""><td></td><td>a,a</td><td></td></ext,x)<>		a,a	
Direct Indexed by X	d,x		a,at	
	<d,x< td=""><td></td><td>a,EXT</td><td></td></d,x<>		a,EXT	
	<a,x< td=""><td></td><td>al,d</td><td></td></a,x<>		al,d	
	<al,x< td=""><td></td><td>al,a</td><td></td></al,x<>		al,a	
	<ext,x< td=""><td></td><td></td><td></td></ext,x<>			
Direct Indexed by Y	d,y		al,al	
Direct indexed by 1	<d,y< td=""><td></td><td>al,EXT EXT,d</td><td></td></d,y<>		al,EXT EXT,d	
	<a,y< td=""><td></td><td>EXT,a</td><td></td></a,y<>		EXT,a	
	<al,y< td=""><td></td><td>EXT,al</td><td></td></al,y<>		EXT,al	
Absolute Indeped his Y	<ext,y< td=""><td></td><td>EXT,EXT</td><td></td></ext,y<>		EXT,EXT	
Absolute Indexed by X	d,x			
	ld,x			
	a,x			
	!a,x			
	!al,x			
	!EXT,x EXT,x			

Note: The alternate! (exclamation point) is used in place of the | (vertical bar).



# **TABLE 10. ADDRESSING MODE SUMMARY**

	Instruction In Memor		Memory Utilization In Number of Program Sequence Bytes			
Address Mode	Original 8 Bit NMOS 6502	New 65C816	Original 8 Bit NMOS 6502	New 65C816		
1. Immediate	2	2(3)	2	2(3)		
2. Absolute	4(5)	4(3.5)	3	3		
3. Absolute Long	_	5(3)	_	4		
4. Direct	3(5)	3(3.4.5)	2	2		
5. Accumulator	2	2	1	1		
6. Implied	2	2	1	1		
7. Direct Indirect Indexed (d),y	5(1)	5(1,3,4)	2	2		
8. Direct Indirect Indexed Long [d], y	_	6(3,4)	_	2		
9. Direct Indexed Indirect (d,x)	6	6(3,4)	2	2		
10. Direct, X	4(5)	4 (3.4,5)	2	2		
11. Direct, Y	4	4(3,4)	2	2		
12. Absolute, X	4(1,5)	4(1,3,5)	3	3		
13. Absolute Long, X	_	5(3)		4		
14. Absolute, Y	4(1)	4(1,3)	3	3		
15. Relative	2(1,2)	2(2)	2	2		
16. Relative Long		3(2)	_	3		
17. Absolute Indirect (Jump)	5	5	3	3		
18. Direct Indirect	_	5(3,4)		2		
19. Direct Indirect Long	_	6(3,4)	_	2		
20. Absolute Indexed Indirect (Jump)	_	6		3		
21. Stack	3-7	3-8	1-3	1-4		
22. Stack Relative		4(3)	_	2		
23. Stack Relative Indirect Indexed		7(3)		2		
24. Block Move X, Y, C (Source, Destination, Block Length)	_	7		3		

#### NOTES:

- Page boundary, add 1 cycle if page boundary is crossed when forming address.
   Branch taken, add 1 cycle if branch is taken.
- 3. M = 0 or X = 0, 16 bit operation, add 1 cycle, add 1 byte for immediate.
- 4. Direct register low (DL) not equal zero, add 1 cycle.
  5. Read-Modify-Write, add 2 cycles for M = 1, add 3 cycles for M = 0.



#### ADDRESSING PREFACE

The VL65C816 is capable of directly addressing 16M Bytes of memory. This address space has special significance within certain addressing modes.

#### **RESET AND INTERRUPT VECTORS**

The Reset and Interrupt vectors use the majority of the fixed addresses between 00FFE0 and 00FFFF.

#### STACK

The stack may use memory from 000000 to 00FFFF. The effective address of Stack and Stack Relative addressing modes is always within this range.

#### DIRECT

The Direct addressing modes are usually used to store memory registers and pointers. The effective address generated by Direct, Direct X, and

Direct Y addressing modes is always in Bank 0 (000000-00FFFF).

#### **PROGRAM ADDRESS SPACE**

The Program Bank Register is not affected by the Relative, Relative Long, Absolute, Absolute Indirect, and Absolute Indexed Indirect addressing modes or by incrementing the Program Counter from FFFF. The only instructions that affect the Program Bank Register are: RTI, RTL, JML, JSL, and JMP Absolute Long. Program code may exceed 64K bytes, although code segments may not span bank boundaries.

#### **DATA ADDRESS SPACE**

The data address space is contiguous throughout the 16M Byte address space. Words, arrays, records, or any data structures may span 64k Byte bank

boundaries with no compromise in code efficiency. The following addressing modes generate 24-bit effective addresses:

- Direct Indexed Indirect (d,x)
- Direct Indirect Indexed (d), y
- Direct Indirect (d)
- Direct Indirect Long [d]
- Direct Indirect Long Indexed [d], y
- Absolute a
- Absolute a, x
- Absolute a, y
- Absolute Long al
- Absolute Long Indexed al, x
- Stack Relative Indirect Indexed (d), y
  The following addressing modes are
  available for use in the VL65C816
  microprocessor. Detailed descriptions of
  the 24 addressing modes are given in
  the following section.

#### **ADDRESSING MODES**

#### 1. Immediate Addressing—#

The operand is the second byte (second and third bytes when in the 16-bit mode) of the instruction.

#### 2. Absolute—a

With Absolute addressing the second and third bytes of the instruction form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the operand address.

Instruction:	opcode	addrl	addrh
Operand Address:	DBR	addrh	addrl

#### 3. Absolute Long—al

The second, third, and fourth byte of the instruction form the 24-bit effective address.

Instruction:	opcode	addrl	addrh	baddr
Operand Address:	baddr	addrh	addrl	

#### 4. Direct-d

The second byte of the instruction is added to the Direct Register (D) to form the effective address. An additional cycle is required when the Direct Register is not page aligned (DL not equal 0). The Bank register is always 0.

Instruction:	opcode	offset	ŀ
		Direct	Register
	+		offset
Operand Address:	00	effective	address

#### 5. Accumulator—A


This form of addressing always uses a single byte instruction. The operand is the Accumulator.

#### 6. Implied—i

Implied addressing uses a single byte instruction. The operand is implicitly defined by the instruction.

## 7. Direct Indirect Indexed—(d),y

This address mode is often referred to as Indirect,Y. The second byte of the instruction is added to the Direct Register (D). The 16-bit contents of this memory location is then combined with the Data Bank register to form a 24-bit base address. The Y Index Register is added to the base address to form the effective address.




## 8. Direct Indirect Long Indexed—[d],y

With this addressing mode, the 24-bit base address is pointed to by the sum of the second byte of the instruction and the Direct Register. The effective address is this 24-bit base address plus the Y Index Register.




# **ADDRESSING MODES (Cont.)**




#### 9. Direct Indexed Indirect—(d,x)

This address mode is often referred to as Indirect,X. The second byte of the instruction is added to the sum of the Direct Register and the X Index Register. The result points to the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.




#### 10. Direct Indexed With X-d.x

The second byte of the instruction is added to the sum of the Direct Register and the X Index Register to form the 16-bit effective address. The operand is always in Bank 0.



#### 11. Direct Indexed With Y-d,y

The second byte of the instruction is added to the sum of the Direct Register and the Y Index Register to form the 16-bit effective address. The operand is always in Bank 0.




#### 12. Absolute Indexed With X—a,x

The second and third bytes of the instruction are added to the X Index Register to form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.

Instruction:	opcode	addrl	addrh			
]	DBR	addrh	addrl			
	+		X Reg			
Operand Address:	effective address					

#### 13. Absolute Long Indexed With X—al,x

The second, third and fourth bytes of the instruction form a 24-bit base address. The effective address is the sum of this 24-bit address and the X Index Register.



#### 14. Absolute Indexed With Y-a,y

The second and third bytes of the instruction are added to the Y Index Register to form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.

Instruction:	opcode	addrl	addrh		
	DBR	addrh	addrl		
	+		Y Reg		
Operand Address:	effective address				

#### 15. Program Counter Relative—r

This address mode, referred to as Relative Addressing, is used only with the Branch instructions. If the condition being tested is met, the second byte of the instruction is added to the Program Counter, which has been updated to point to the opcode of the next instruction. The offset is a signed 8-bit quantity in the range from -128 to 127. The Program Bank Register is not affected.

#### 16. Program Counter Relative Long-rl

This address mode, referred to as Relative Long Addressing, is used only with the Unconditional Branch Long instruction (BRL) and the Push Effective Relative instruction (PER). The second and third bytes of the instruction are added to the Program Counter, which has been updated to point to the opcode of the next instruction. With the branch instruction, the Program Counter is loaded with the result. With the Push Effective Relative instruction, the result is stored on the stack. The offset is a signed 16-bit quantity in the range from -32768 to 32767. The Program Bank Register is not affected.



# ADDRESSING MODES (Cont.)

#### 17. Absolute Indirect—(a)


The second and third bytes of the instruction form an address to a pointer in Bank 0. The Program Counter is loaded with the first and second bytes at this pointer. With the Jump Long (JML) instruction, the Program Bank Register is loaded with the third byte of the pointer.

Indirect Address = 00 addrh addrh

New PC = (indirect address)
with JML:
New PC = (indirect address)
New PBR = (indirect address + 2)


## 18. Direct Indirect—(d)

The second byte of the instruction is added to the Direct Register to form a pointer to the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.




# 19. Direct Indirect Long—[d]

The second byte of the instruction is added to the Direct Register to form a pointer to the 24-bit effective address.



#### 20. Absolute Indexed Indirect—(a,x)

The second and third bytes of the instruction are added to the XIndex Register to form a 16-bit pointer in Bank 0. The contents of this pointer are loaded in the Program Counter. The Program Bank Register is not changed.




PC = (address)

#### 21. Stack-s

Stack addressing refers to all instructions that push or pull data from the stack, such as Push, Pull, Jump to Subroutine, Return from Subroutine, Interrupts, and Return from Interrupt. The bank address is always 0. Interrupt Vectors are always fetched from Bank 0.


#### 22. Stack Relative—d,s

The low-order 16 bits of the effective address is formed from the sum of the second byte of the instruction and the Stack Pointer. The high-order 8 bits of the effective address is always zero. The relative offset is an unsigned 8-bit quantity in the range of 0 to 255.



#### 23. Stack Relative Indirect Indexed—(d,s),y

The second byte of the instruction is added to the Stack Pointer to form a pointer to the low-order 16-bit base address in Bank 0. The Data Bank Register contains the high-order 8 bits of the base address. The effective address is the sum of the 24-bit base address and the Y Index Register.



#### 24. Block Source Bank, Destination Bank—xyc

This addressing mode is used by the Block Move instructions. The second byte of the instruction contains the high-order 8 bits of the destination address. The Y index Register contains the low-order 16 bits of the destination address. The third byte of the instruction contains the high-order 8 bits of the source address. The X Index Register contains the low-order 16 bits of the source address. The C Accumulator contains one less than the number of bytes to move. The second byte of the block move instructions is also loaded into the Data Bank Register.

the Data Dani	K riegister.				
Instruction:	opcode	dstbnk	srcbnk		
		dstbnk	→ DBR		
Source Address:		scrbnk	X F	leg	
Destination Address:		DBR	YF	Reg	


Increment (MVN) or decrement (MVP) X and Y. Decrement C (if greater than zero), then PC+3 → PC.



TABLE 11. VL65C816 TIMING CHARACTERISTICS TA = 0°C to 70°C, VDD = 5.0 V ±5%

		2 MHz		4 MHz		6 MHz		8 MHz			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Cycle Time	toyo	500	DC	250	DC	167	DC	125	DC	nS	
Clock Pulse Width Low	tpwL	0.240	10	0.120	10	0.080	10	0.060	10	μS	
Clock Pulse Width High	tpwh	240	8	120	8	80	8	60	8	nS	
Fall Time, Rise Time	tr, tr	_	10	_	10	_	5	_	5	nS	
A0-A15 Hold Time	tah	10		10	_	10	_	10	_	nS	
A0-A15 Setup Time	tads	_	100	_	75		60	_	40	nS	
BA0-BA7 Hold Time	tвн	10	_	10	_	10	_	10	-	nS	
BA0-BA7 Setup Time	tBAS	<del> </del> -	100		90	_	65	_	45	nS	
Access Time	tacc	365	_	130	_	87		70	-	nS	
Read Data Hold Time	tohr	10	_	10		10		10	_	nS	
Read Data Setup Time	tosa	40		30	_	20	_	15	_	nS	
Write Data Delay Time	tmds	_	100	_	70	_	60	_	40	nS	
Write Data Hold Time	tohw	10		10		10	_	10	_	nS	
Processor Control Setup Time	tpcs	40	_	30	_	20	_	15	_	nS	
Processor Control Hold Time	tрсн	10	_	10	_	10		10	_	nS	
E,MX Output Hold Time	tен	10	_	10	_	5	_	5	_	nS	
E,MX Output Setup Time	tes	50		50	_	25	_	15	_	nS	
Capacitive Load (Address, Data, and R/W)	Сехт	_	100		100	_	35	_	35	pF	
BE to High Impedance State	tвнz	—	30	-	30	_	30	_	30	nS	
BE to Valid Data	tevo	_	30	_	30		30	_	30	nS	

FIGURE 3. VL65C816 TIMING DIAGRAM





#### **USER INFORMATION**

#### **STACK ADDRESSING**

When in the Native mode, the Stack Register may use memory locations 000000 to 00FFFF. The effective address of Stack, Stack Relative and Stack Relative Indirect Indexed addressing modes is always within this range. In the Emulation mode, the Stack address range is 000100 to 0001FF. The following opcodes and addressing modes increment or decrement beyond this range when accessing two or three bytes:

JSL; JSR(a,x); PEA; PEI; PER; PHD; PLD; RTL; d,s; (d,s),y

#### **DIRECT ADDRESSING**

The Direct Addressing modes are often used to access memory registers and pointers. The effective address generated by Direct, Direct X, and Direct Y, addressing modes are always in the Native mode range 000000 to 00FFFF. When in the Emulation mode, the Direct addressing range is 000000 to 0000FF, except for [Direct] and [Direct] Y addressing modes and the PEI instruction, which increment from 0000FE or 0000FF into Stack area.

When in the Emulation mode and DH is not equal to zero, the Direct addressing range is 00DH00 to 00DHFF, except for [Direct] and [Direct] Y addressing modes and the PEI instruction which increment from 00DHFE or 00DHFF into the next higher page.

When in the Emulation mode and DL is not equal to zero, the direct addressing range is 000000 to 00FFFF.

#### **ABSOLUTE INDEXED ADDRESSING**

The Absolute Indexed addressing modes are used to address data outside the Direct addressing range. The 65C02 addressing range is 0000 to FFFF. Indexing from page FFXX may result in a 00YY data fetch when using the VL65C02. In contrast, indexing from page ZZFFXX may result in ZZ+1,00YY when using the VL65C816.

ABORT INPUT (VL65C816 ONLY)
ABORT should be held low for a period not to exceed one cycle. Also, if
ABORT is held low during the Abort Interrupt sequence, the Abort Interrupt

will be aborted. It is not recommended to abort the Abort Interrupt. The ABORT internal latch is cleared during the second cycle of the Abort Interrupt. Asserting the ABORT input after the following instruction cycles causes registers to be modified:

- Read-Modify-Write: <u>Processor</u> Status Register modified if ABORT is asserted after a modify cycle.
- RTI: Processor Status Register modified if ABORT is asserted after cycle 3.
- IRQ, NMI, ABORT BRK, COP: When ABORT is asserted after cycle 2, PBR and DBR become 00 (Emulation mode) or PBR becomes 00 (Native mode).

The Abort Interrupt has been designed for virtual memory systems. For this reason, asynchronous ABORTs may cause undesirable results due to the above conditions.

#### **VDA AND VPA**

When VDA or VPA are high and during all write cycles, the Address Bus is always valid. VDA and VPA should be used to qualify all memory cycles. Note that when VDA and VPA are both low, invalid addresses may be generated. The Page and Bank addresses could also be invalid. This will be due to lowbyte addition only. The cycle when only low-byte addition occurs is an optional cycle for instructions that read memory when the Index Register consists of eight bits. This optional cycle becomes a standard cycle for the Store instruction, all instructions using the 16-bit Index Register mode, and the Read-Modify-Write instruction when using 8or 16-bit Index Register modes.

#### APPLE II, IIe, IIc, AND II+ DISK SYSTEMS

VDA and VPA should not be used to qualify addresses during disk operation on Apple systems. Consult your Apple representative for hardware/software configurations.

# DB/BA OPERATION (WHEN RDY IS PULLED LOW)

When RDY is low, the Data Bus is held in the data transfer state (i.e., ø2 high). The Bank address external transparent latch should be latched when the ø2 clock or RDY is low.

#### M/X OUTPUT

The M/X output reflects the value of the M and X bits of the processor Status Register. The REP, SEP, and PLP instructions may change the state of the M and X bits. Note that the M/X output is invalid during the instruction cycle following REP, SEP, and PLP instruction execution. This cycle is used as the opcode fetch cycle of the next instruction.

#### INSTRUCTIONS

Opcodes - It should be noted that all opcodes function in all modes of operation. The following instructions have limited use in the Emulation mode:

- The REP and SEP instructions cannot modify the M and X bits when in the Emulation mode. In this mode the M and X bits are always high (logic 1).
- When in the Emulation mode, the MVP and MVN instructions use the X and Y Index Registers for the memory address. Also, the MVP and MVN instructions can only move data within the memory range 0000 (Source Bank) to 00FF (Destination Bank).

Indirect Jumps - The JMP (a) and JML (a) instructions use the direct Bank for indirect addressing, while JMP (a,x) and JSR (a,x) use the Program Bank for indirect address tables.

Switching Modes - When switching from the Native mode to the Emulation mode, the X and M bits of the Status Register are set high (logic 1), the high byte of the Stack is set to 01, and the high bytes of the X and Y Index Registers are set to 00. To save previous values, these bytes must always be stored before changing modes. Note that the low byte of the S, X, and Y Registers and the low and high bytes of the Accumulator (A and B) are not affected by a mode change.

How hardware interrupts, BRK, and COP instructions affect the Program Bank and the Data Bank Registers, when in the Native mode, the Program Bank register (PBR) is cleared to 00 when a hardware interrupt, BRK or COP is executed. In the Native mode, the previous PBR contents are automatically saved.



## **USER INFORMATION (CONT.)**

Note that a Return from Interrupt (RTI) should always be executed from the same mode that originally generated the interrupt.

Binary Mode-The Binary mode is set whenever a hardware or software interrupt is executed. The D flag within the Status Register is cleared to zero.

WAI Instruction-The WAI instruction pulls RDY low and places the processor in the WAI low-power mode. NMI. IRQ. or RESET terminate the WAI condition and transfer control to the interrupt handler routine. Note that an ABORT input aborts the WAI instruction, but does not restart the processor. When the Status Register 1 flag is set (IRQ disabled), the IRQ interrupt causes the next instruction (following the WAI instruction) to be executed without going to the IRQ interrupt handler. This method results in the highest speed response to an IRQ input. When an interrupt is received after an ABORT that occurs during the WAI instruction. the processor returns to the WAI instruction. Other than RES (highest priority), ABORT is the next-highest priority, followed by NMI or IRQ interrupts.

STP Instruction-The STP instruction

disables the ø2 clock to all circuitry. When disabled, the ø2 clock is held in the high state. In this case, the Data Bus remains in the data transfer state and the Bank address is not multiplexed onto the Data Bus. Upon executing the STP instruction, the RES signal is the only input that can restart the processor. The processor is restarted by enabling the ø2 clock, which occurs on the falling edge of the RES input. Note that the external oscillator must be stable and operating properly before RES goes high.

COP Signatures - Signatures 00-7F may be user defined, while signatures 80-FF are reserved.

RDY Pulled During Write-The NMOS 6502 does not stop during a write operation. In contrast, both the 65C02 and the VL65C816 do stop during write operations.

MVN and MVP effects on the Data Bank Register - The MVN and MVP instructions change the Data Bank Register to the value of the second byte of the instruction (destination bank address).

#### **INTERRUPTS**

Interrupt Priorities - The following interrupt priorities are in effect should

more than one interrupt occur at the same time:

RES	Highest
ABORT	_
NMI	
TRQ	Lowest

#### **TRANSFERS**

Transfers from 8-bit to 16-bit, or 16-bit to 8-bit, Registers - All transfers from one register to another result in a full 16-bit output from the source register. The Destination Register size determines the number of bits actually stored in the destination register and the values stored in the processor Status Register. The following are always 16-bit transfers, regardless of the accumulator size:

TCS: TSC: TCD: TDC

Stack Transfers - When in the Emulation mode, a 01 is forced into SH. In this case, the B Accumulator is not loaded into SH during a TCS instruction. When in the Native mode, the B Accumulator is transfered to SH. Note that in both the Emulation and Native modes, the full 16 bits of the Stack Register are transferred to the A, B, and C Accumulators, regardless of the state of the M bit in the Status Register.

# DC CHARACTERISTICS: TA = 0°C to +70°C, VDD = 5 V ±5%

Parameter	Symbol	Min	Max	Unit
Input High Voltage RES, RDY, IRQ, Data, ΒΕ, φ2 (IN), NMI, ABORT	ViH	2.0 0.7 Vpp	Vpo + 0.3 Vpo + 0.3	V
Input Low Voltage RES, RDY, IRQ, Data, BE, \$\phi_2\$ (IN), \text{NMI, ABORT}	VIL	-0.3 -0.3	0.8 0.2	V
Input Leakage Current (Vin = 0 to VDD)  RES, NMI, RDY, IRQ, BE, ABORT (Internal Pullup) φ2 (IN)  Address, Data, R/W (Off State, BE = 0)	lin	-100 -1 10	1 1 10	μΑ μΑ μΑ
Output High Voltage (IoH = -100μA) Data, Address, R/W, ML, VP, M/X, E, VDA, VPA, φ2 (OUT)	Voн	0.7 VDD	_	v
Output Low Voltage (IoL = 1.6mA) Data, Address, R/W, ML, VP, M/X, E, VDA, VPA,  \$\phi^2\$ (OUT)	VoL	_	0.4	v
Supply Current (No Load)	aal		4	mA/MHz
Standby Current (No Load, Data Bus = Vss or Voo RES, NMI, IRQ, BE, ABORT, $\phi$ 2 = Voo)	ISB		10	μА
Capacitance (Vin = 0V, Ta = 25°C, f = 2 MHz) Logic, φ2 (IN) Address, Data, R/W (Off State)	Cin Cts	_	10 15	pF pF





# **ABSOLUTE MAXIMUM RATINGS**

Ambient Operating Temperature

0°C to +70°C

Storage Temperature

-55°C to +150°C

Supply Voltage to

**Ground Potential** 

-0.3 V to +7.0 V

Applied Input

Voltage

-0.3 V to VDD+ 0.3 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device under these or any conditions other than those indicated in this data sheet is not implied. Exposure to absolute maximum rating

conditions for extended periods may affect device reliability.

This device contains input protection against damage due to high static voltages or electric fields. However, precautions should be taken to avoid application of voltages higher than the