	Saturday 3/9/19	Sunday 3/10/19	Monday 3/11/19	Tuesday 3/12/19	Wednesday 3/13/19
8:30			Event Registration	-	-
9:00					
9:30	Registro	Asado	Fundamentals of CMOS II	Design Compiler I	IC Compiler I
10:00			(Ronald Valenzuela)	(Esteban Viveros)	(Agustin Martinez)
10:30					
11:00			Coffee break	Coffee break	Coffee break
11:30	Introduction to		Simulation of Digital Circuits with VCS	Design Compiler II	IC Compiler II
12:00	Digital Design Flow		(Ronald Valenzuela)	(Esteban Viveros)	(Agustin Martinez)
12:30	(Ronald Valenzuela)		(Nonaid Valenzaela)	(Esteball vivelos)	(Agustiii Wai tiiicz)
13:00	Lunch Break				
13:30			Lunch Break	Lunch Break	Lunch Break
14:00					
14:30	Verilog for Synthesis (Ronald Valenzuela)		Lab 1: Verilog	Lab 3: Synthesis with	Lab 5: Place & Route with IC Compiler
15:00			(Ronald Valenzuela)	Design Compiler	(Agustin Martinez)
15:30			(Nonaid Valenzaela)	(Esteban Viveros)	(Agastiii Wartinez)
16:00	Coffee break		Coffee break	Coffee break	Coffee break
16:30			Lab 2: Verilog	Lab 4: Synthesis with	Lab 6: Place & Route with IC Compiler
17:00	CMOS I	(Ronald Valenzuela)	Design Compiler	(Agustin Martinez)	
17:30	(Ronald Valenzuela)		(Nonaid Valenzaela)	(Esteban Viveros)	(Agastiii Wai tiiicz)
18:00			Continue Lab	Continue Lab	Continue Lab
18:30					
19:00					
19:30					