INTEGRATED CIRCUITS

DATA SHEET

74F854-bit magnitude comparator

Product specification

1994 Sep 27

IC15 Data Handbook

Philips Semiconductors





74F85


FEATURES

- High-impedance NPN base inputs for reduced loading (20μA in High and Low states)
- Magnitude comparison of any binary words
- Serial or parallel expansion without extra gating

DESCRIPTION

The 74F85 is a 4-bit magnitude comparator that can be expanded to almost any length. It compares two 4-bit binary, BCD, or other monotonic codes and presents the three possible magnitude results at the outputs. The 4-bit inputs are weighted (A0-A3) and (B0-B3) where A3 and B3 are the most significant bits. The operation of the 74F85 is described in the Function Table, showing all possible logic conditions. The upper part of the table describes the normal operation under all conditions that will occur in a single device or in a series expansion scheme. In the upper part of the table the three outputs are mutually exclusive. In the lower part of the table, the outputs reflect the feed-forward conditions that exist in the parallel expansion scheme. The expansion inputs $I_{A>B}$, and $I_{A=B}$ and $I_{A<B}$ are the least significant bit positions. When used for series expansion, the A>B, A=B and A<B outputs of the lease significant word are connected to the corresponding $I_{A>B},\,I_{A=B}$ and $I_{A< B}$ inputs of the next higher stage. Stages can be added in this manner to any length, but a propagation delay penalty of about 15ns is added with each additional stage. For proper operation, the expansion inputs of the least significant word should be tied as follows: $I_{A>B} = Low$, $I_{A=B}$ = High, and $I_{A<B}$ = Low.

PIN CONFIGURATION



	TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
I	74F85	7.0ns	40mA

ORDERING INFORMATION


DESCRIPTION	COMMERCIAL RANGE V_{CC} = 5V $\pm 10\%$, T_{amb} = 0°C to +70°C	PKG DWG #
16-pin plastic DIP	N74F85N	SOT38-4
16-pin plastic SO	N74F85D	SOT162-1

INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW		
A0-A3	Comparing inputs	1.0/0.033	20μΑ/20μΑ		
B0-B3	Comparing inputs	1.0/0.033	20μΑ/20μΑ		
I _{A<b< sub="">, I_{A=B}, I_{A>B}</b<>}	Expansion inputs (active High)	1.0/0.033	20μΑ/20μΑ		
A <b, a="">B</b,>	Data outputs (active High)	50/33	1.0mA/20mA		

NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL




IEC/IEEE SYMBOL



74F85

LOGIC DIAGRAM



FUNCTION TABLE

	COMPARI	NG INPUTS		EXI	PANSION INP	JTS		OUTPUTS	
A3,B3	A2,B2	A1,B1	A0,B0	I _{A>B}	I _{A<b< sub=""></b<>}	I _{A=B}	A>B	A <b< th=""><th>A=B</th></b<>	A=B
A3>B3	Х	Х	Х	Х	X	Х	Н	L	L
A3 <b3< td=""><td>Χ</td><td>Χ</td><td>Χ</td><td>Х</td><td>Χ</td><td>Χ</td><td>L</td><td>Н</td><td>L</td></b3<>	Χ	Χ	Χ	Х	Χ	Χ	L	Н	L
A3=B3	A2>B2	Χ	X	Х	Χ	Χ	Н	L	L
A3=B3	A2 <b2< td=""><td>Χ</td><td>Χ</td><td>Х</td><td>Χ</td><td>Χ</td><td>L</td><td>Н</td><td>L</td></b2<>	Χ	Χ	Х	Χ	Χ	L	Н	L
A3=B3	A2=B2	A1>B1	Х	Х	Х	Х	Н	L	L
A3=B3	A2=B2	A1 <b1< td=""><td>Χ</td><td>Х</td><td>Χ</td><td>Χ</td><td>L</td><td>Н</td><td>L</td></b1<>	Χ	Х	Χ	Χ	L	Н	L
A3=B3	A2=B2	A1=B1	A0>B0	Х	Χ	Χ	Н	L	L
A3=B3	A2=B2	A1=B1	A0 <b0< td=""><td>Х</td><td>Χ</td><td>Χ</td><td>L</td><td>Н</td><td>L</td></b0<>	Х	Χ	Χ	L	Н	L
A3=B3	A2=B2	A1=B1	A0=B0	Н	L	L	Н	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	Н	L	L	Н	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	Н	L	L	Н
A3=B3	A2=B2	A1=B1	A0=B0	Х	Х	Н	L	L	Н
A3=B3	A2=B2	A1=B1	A0=B0	Н	Н	L	L	L	L
A3=B3	A2=B2	A1=B1	A0=B0	L	L	L	Н	Н	L

H = High voltage level L = Low voltage level X = Don't care

74F85

APPLICATION




Figure 1. Comparison of Two 24-Bit Words

The parallel expansion scheme shown in Figure 1 demonstrates the most efficient general use of these comparators. The expansion inputs can be used as a fifth input bit position except on the least significant device, which must be connected as in the serial scheme. The expansion inputs used by labeling $I_{A>B}$ as an "A" input, $I_{A<B}$ as a "B" input and setting $I_{A=B} = Low$. The 74F85 can be used as a 5-bit comparator only when the outputs are used to drive the (A0–A3) and (B0–B3) inputs of another 74F85 device. The parallel technique can be expanded to any number of bits as shown in Table 1.

Table 1.

WORD LENGTH	NUMBER OF PACKAGES	TYPICAL SPEEDS 74F		
1-4 bits	1	12ns		
5–24 bits	2–6	22ns		
25–120 bits	8–31	34ns		

74F85

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	−0.5 to +7.0	V
I _{IN}	Input current	−30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	−0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state	40	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER			UNIT	
STWIBUL	PARAMETER	MIN	NOM	MAX	UNII
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-1	mA
I _{OL}	Low-level output current	·		20	mA
T _{amb}	Operating free-air temperature range	0		+70	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

CVMDOL	DADAMETED		TEST	CANDITIO	NO1				
SYMBOL	PARAMETER	1551 (TEST CONDITIONS ¹			TYP ²	MAX	UNIT	
V-	High lovel output voltage		$V_{CC} = MIN, V_{IL} = MAX$ ±10% V_{CC}			2.5			V
V _{OH}	High-level output voltage	$V_{IH} = MIN, I_{OH} = M$	AX	±5%V _{CC}	2.7	3.4		V	
V	Low lovel output voltage		$V_{CC} = MIN, V_{IL} = N$	IAX	±10%V _{CC}		0.30	0.50	V
V _{OL}	Low-level output voltage	output voitage		$V_{IH} = MIN$, $I_{OL} = MAX$			0.30	0.50	V
V_{IK}	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$				-0.73	-1.2	V
I _I	Input current at maximum input vo	oltage	$V_{CC} = 0.0V, V_I = 7.0V$					100	μΑ
I _{IH}	High-level input current		$V_{CC} = MAX, V_I = 2.7V$					20	μΑ
I _{IL}	Low-level input current		V _{CC} = MAX, V _I = 0.5V					-20	μΑ
Ios	Short-circuit output current ³		V _{CC} = MAX			-60		-150	mA
·		I _{CCH}		V _{IN} = GND			36	50	
I _{CC}	Supply current (total)	I _{CCL}	V _{CC} = MAX		$= I_{A=B} = GND,$ $: I_{A$		40	54	mA

NOTES:


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

74F85

AC ELECTRICAL CHARACTERISTICS

					LIMIT	'S		
SYMBOL	PARAMETER	TEST CONDITION	Ta	_{CC} = +5.0 _{lmb} = +25° 60pF, R _L =	C	$V_{CC} = +5.$ $T_{amb} = 0^{\circ}C$ $C_{L} = 50pF$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	Propagation delay A or B to A <b, a="">B</b,>	Waveform 1 3 logic levels	6.0 7.0	8.5 9.5	11.0 14.0	5.5 6.5	13.0 15.5	ns
t _{PLH} t _{PHL}	Propagation delay A or B to A=B	Waveform 1 4 logic levels	6.5 7.0	9.0 9.5	11.5 14.0	6.0 6.5	14.0 14.5	ns
t _{PLH} t _{PHL}	Propagation delay I _{A<b< sub=""> and I_{A=B} to A>B</b<>}	Waveform 1 1 logic level	3.0 3.0	5.0 6.0	7.5 9.0	2.5 2.5	9.0 10.0	ns
t _{PLH} t _{PHL}	Propagation delay I _{A=B} to A=B	Waveform 1 2 logic levels	2.5 3.5	4.5 7.5	7.0 10.0	2.0 2.5	9.0 12.0	ns
t _{PLH} t _{PHL}	Propagation delay I _{A>B} and I _{A=B} to A <b< td=""><td>Waveform 1 1 logic level</td><td>3.0 3.0</td><td>5.0 6.0</td><td>8.0 9.0</td><td>3.0 2.0</td><td>9.5 9.5</td><td>ns</td></b<>	Waveform 1 1 logic level	3.0 3.0	5.0 6.0	8.0 9.0	3.0 2.0	9.5 9.5	ns


AC WAVEFORMS



Waveform 1. Propagation Delay Input to Output

NOTE:

For all waveforms, $V_M = 1.5V$.



see AC ELECTRICAL CHARACTERISTICS for value. Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value. Termination resistance should be equal to Z_{OUT} of

pulse generators.


family	INP	INPUT PULSE REQUIREMENTS										
family	amplitude	V_{M}	rep. rate	t _w	t _{TLH}	t _{THL}						
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns						


SF00006

74F85

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4





DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E (1)	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT38-4					92-11-17 95-01-14

1994 Sep 27 7

74F85

SO16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	Ьp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	10.5 10.1	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.41 0.40	0.30 0.29	0.050	0.419 0.394	0.055		0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ICCUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT162-1	075E03	MS-013AA				95 01 24 97-05-22

1994 Sep 27 8

Philips Semiconductors Product specification

4-bit magnitude comparator

74F85

NOTES

1994 Sep 27 9

74F85

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-05067

Let's make things better.

Philips Semiconductors



