

Module PCB Specifications

Andrew Peck, Daniel Spitzbart

February 21, 2022

1 Module Specifications

- Authors: Andrew Peck, Daniel Spitzbart
- Modification Date: 2022-02-21 09:55
- Status: This document is missing 42 pieces of information concerning 37 specifications
 - Specifications are **-13.5% complete**.
- A pdf version of this document can be found [here](#). Please check the timestamp to ensure it is up to date. The master copy of this document is an emacs org mode file found [here](#).

Contents

2 Specifications

2.1 Description

The module PCB is a simple printed circuit board which will host two LGAD sensors, and two LGAD modules. To support these, it will have wire bond pads, a variety of passive components, and a connector interface to attach to a Readout Board (RB).

- Documentation for the ETROC does not exist.

2.2 Layout

We denote the "top" side of the PCB as that containing the module and BV connectors.

We denote the "bottom" side of the PCB as that containing the sensor.

2.2.1 Sensor Placement

- The dimensions of a Sensor+ETROC assembly is UNKNOWN × UNKNOWN mm.
- The position of the two Sensor+ETROC assemblies are (positions relative to UNKNOWN):
 - x= UNKNOWN mm; y= UNKNOWN mm.
 - x= UNKNOWN mm; y= UNKNOWN mm.

2.2.2 Wire bonding

- A wire bonding diagram of an ETROC is shown in UNKNOWN
- The pad pitch will be UNKNOWN mm.
- The pad aperture will be UNKNOWN × UNKNOWN mm.
- The pad aperture will be NSMD (non-solder-mask-defined) with the mask oversized by UNKNOWN mm.
- The wire bond pads will be located UNKNOWN mm from the edge of the ETROC (measured edge-to-edge).

2.2.3 Grounding

- The RB will geometrically isolate analog and digital ground, with specified areas of the PCB filled by a digital ground pour, and others filled by an analog ground pour. The digital and analog grounds will be connected together at a single point.
 - A drawing of the grounding scheme is shown in UNKNOWN.

2.2.4 Fiducial Markings

- The module PCB will have on its bottom side 4 fiducial markers, composed of circles with crosses through them. These markers shall be placed at:
 1. UNKNOWN
 2. UNKNOWN
 3. UNKNOWN
 4. UNKNOWN

2.3 Connectivity

2.3.1 Readout Board Interface

1. Signal Interface The signal interface to the readout board will consist of:
 - The readout board will use connector part number UNKNOWN.
 - The pinout of the readout board connectors is UNKNOWN.
 - The placement of these connectors is UNKNOWN.
2. BV Interface The BV interface to the readout board will consist of:
 - The BV to readout board interface will use connector part number UNKNOWN.
 - The pinout of these connectors is UNKNOWN.
 - The placement of these connectors is UNKNOWN.

2.3.2 I2C

- The module carries I2C signals (SCL, SCK) from the readout board and distributes it to the 4 ETROCs in a star topology.
- The module PCB will provide independent I2C addresses for each ETROC on a module. Addresses will be 0/1/2/3 corresponding to the slot, and are set directly by wire bonds.
 - Addresses **will not** be set by resistors, and can not be modified.
- The module PCB will **not** provide pull-up resistors on I2C lines. These will be provided by the host-system.

2.3.3 Low Voltage

The module must receive +1.2V from the readout board, and distribute it to the ETROCs in a low inductance, low resistance path.

- Each module will receive two *possibly* independent +1.2V supplies.
 - They will not be connected together in any way on the module, but *may* be ganged together on the RB.

1. Decoupling

- The module will provide decoupling capacitors on the +1.2V supplies. The power filtering network will be composed of:
 - (a) UNKNOWN resistors of UNKNOWN value
 - (b) UNKNOWN resistors of UNKNOWN value

- Decoupling capacitors will be placed as close as possible to the ETROC, and follow standard practices to maintain low inductance connections.
- Decoupling capacitors will be suitably rated to minimize DC bias effects.
- To reduce temperature dependence, ceramics will be chosen where possible with minimal temperature dependence (e.g. X7R).

2. Monitoring

- The module will provide **two** feedback voltages for point-of-load monitoring. It will be delivered back to the RB through a 1.2k 0.5% resistor. These point-of-load monitoring resistors will be placed close to each pair of ETROCs at their respective ends of the module.

2.3.4 Bias Voltage

The module will receive bias voltage from the readout board and distribute it to the modules.

- BV will be a maximum of UNKNOWN volts.
- There will be UNKNOWN bias voltage supplies for each module.

1. Decoupling

- The BV may or may not be decoupled/filtered on the module PCB UNKNOWN

2.3.5 Signal Connectivity

- Each module will receive two UNKNOWN MHz downlinks from the RB
- Each module will receive four 40 MHz clocks from the RB
 - The clocks shall be length matched and skewed such that for a multi-drop pair of IpGBTs, the clock and data are synchronized at each ETROC's input pads.
- Each module will have UNKNOWN uplinks operating at up to UNKNOWN Mbps.
- The module will host UNKNOWN temperature sensors, which will be monitored in the RB.

2.4 Mechanics

2.4.1 Outer Dimensions

- The outer dimension of the Module PCB will follow a rectangular shape, with dimensions of UNKNOWN × UNKNOWN.

2.4.2 Screw Holes & Sizes

- The Module PCB will have UNKNOWN mounting holes of size UNKNOWN in the following locations:

1. UNKNOWN

2.4.3 Thickness

- The Module PCB will be 0.5mm thick with a manufacturing specification of $\pm 10\%$.

2.4.4 Drawings

A drawing of the Module PCB is available at UNKNOWN.

2.4.5 Mechanical Interface

- the module shall be aligned to the Readout Board using an UNKNOWN keying mechanism