

Traffic Light Controller

CS4362 - Hardware Description Languages

Practical Assignment

TABLE OF CONTENTS

TASK	3
DESIGN	4
STATE CHART DIAGRAM	4
TOP MODULE (TRAFFICCONTROLLERMAIN)	5
<i>Integrated system Simulation</i>	5
SYNCHRONIZER	6
<i>Module description</i>	6
<i>Module overview</i>	7
<i>Test bench output</i>	7
WALK REGISTER	7
<i>Module description</i>	7
<i>Module overview</i>	7
<i>Test bench output</i>	8
TIME PARAMETERS	8
<i>Module description</i>	8
<i>Module overview</i>	8
<i>Test bench output</i>	9
DIVIDER	9
<i>Module description</i>	9
<i>Module overview</i>	9
<i>Test bench output</i>	9
TIMER	10
<i>Module description</i>	10
<i>Module overview</i>	10
<i>Test bench output</i>	10
FINITE STATE MACHINE	10
<i>Module description</i>	10
<i>Module overview</i>	10
<i>Test bench output</i>	11

FIGURES

FIGURE 1 DIAGRAM FOR INTERSECTION WITH CORRESPONDING LIGHTS AND SENSORS	3
FIGURE 2 FINITE STATE MACHINE	4
FIGURE 3 TOP MODULE BLOCK DIAGRAM	5
FIGURE 4 INTEGRATED SYSTEM SIMULATION WITH INTERNAL WIRES (NORMAL ROUTINE) 10MHZ TIMER	5
FIGURE 5 FULL SYSTEM SIMULATION (NORMAL ROUTINE TIMER AT 10MHZ)	6
FIGURE 6 FULL SYSTEM SIMULATION (WALK REQUEST TIMER AT 10MHZ)	6
FIGURE 7 FULL SYSTEM SIMULATION (SENSOR ACTIVATED TIMER AT 10MHZ)	6
FIGURE 8 SYNCHRONIZER BLOCK DIAGRAM	7
FIGURE 9 SYNCHRONIZER SIMULATION	7
FIGURE 10 WALK REGISTER BLOCK DIAGRAM	7
FIGURE 11 WALK REGISTER SIMULATION	8
FIGURE 12 TIMEPARAMETERS BLOCK DIAGRAM	8
FIGURE 13 TIME PARAMETER SIMULATION	9
FIGURE 14 CHANGING T_{BASE} TO 15 SECONDS	9
FIGURE 15 DIVIDER BLOCK DIAGRAM	9
FIGURE 16 DIVIDER AT 10MHZ	9
FIGURE 17 TIMER BLOCK DIAGRAM	10
FIGURE 18 TIMER SIMULATION OUTPUT	10
FIGURE 19 FSM BLOCK DIAGRAM	10
FIGURE 20 NORMAL OPERATION	11
FIGURE 21 WALK REQUEST BY A PEDESTRIAN	11
FIGURE 22 VEHICLE SENSOR ACTIVATED	11

TABLES

TABLE 1 DEFAULT TIMING PARAMETERS.....	3
TABLE 2 STATES REPRESENTED BY DECIMALS	6
TABLE 3 INTERVAL VALUES	8

Task

Task is to develop a traffic light controller system to a intersection where a side street is crossing a main street. Both streets have usual traffic lights for vehicles and pedestrians.




Figure 1 Diagram for intersection with corresponding lights and sensors

All the walk request buttons are attached to the controller using a wired OR. There are two sensors on the side street to detect vehicles that are passing over them. (Assumption: Sensor remains high constantly when several cars pass over it).

The Traffic light controller is timed based on three parameters (in seconds) t_{BASE} , t_{EXT} , t_{YEL} . These parameters can be changed using operation. Default values are as follows.

Interval Name	Symbol	Parameter Number	Default Time (sec)	Time Value
Base Interval	t_{BASE}	00	6	0110
Extended Interval	t_{EXT}	01	3	0011
Yellow Interval	t_{YEL}	10	2	0010

Table 1 Default timing parameters

The normal operating sequence of this intersection begins with the Main Street having a green light for t_{BASE} seconds, followed by a yellow light for t_{YEL} seconds, and then a red light. During this time, the Side Street traffic light turns green for t_{BASE} seconds, with a yellow light for t_{YEL} seconds. When one

street's light is green or yellow, the other street's light is always red. This cycle is repeated continuously, unless one of the two possible deviations occur.

The first deviation is when a pedestrian presses the walk button, which triggers the internal Walk Register and the controller will interrupt its normal sequence. The traffic lights will turn red and the walk signal will turn on. After t_{EXT} seconds, the walk signal will turn off and the Side Street will turn green. The internal Walk Register will be cleared at the end of this cycle.

The second deviation is the traffic sensor, which can detect the traffic on the street. If the sensor detects high traffic at the end of the first t_{BASE} seconds of the Main Street green light, it will extend the green light for an additional t_{EXT} seconds. Similarly, if the sensor detects high traffic at the end of the Side Street green light, it will also extend the green light for an additional t_{EXT} seconds.

Design

State chart diagram




Figure 2 Finite state machine

For the convenience of the design for the state chart time is used as the parameter for the state chart. In the implementation this is replaced with expired from the timer module.

Top Module (TrafficControllerMain)




Figure 3 Top module block diagram

Variables are named as per the above diagram. 7bit vector array is used as follows for the lights. LED sequence: [Red_{main}, Yellow_{main}, Green_{main}, Red_{side}, Yellow_{side}, Green_{side}, Walk]

Integrated system Simulation




Figure 4 Integrated system simulation with internal wires (Normal routine) 10MHz timer




Figure 5 Full system simulation (Normal routine | timer at 10Mhz)




Figure 6 Full system simulation (Walk request | timer at 10Mhz)




Figure 7 Full system simulation (Sensor activated | timer at 10Mhz)

States represented by decimal values

Decimal value	State	Binary value
24	A	0011000
40	B	0101000
66	C	1000010
68	D	1000100
73	E	1001001

Table 2 States represented by Decimals

Synchronizer

Module description

The purpose of the synchronizer is to ensure that the inputs are synchronized to the system clock. So, all input signals pass through the synchronizer before going to other blocks.

Module overview




Figure 8 Synchronizer block diagram

Test bench output




Figure 9 Synchronizer simulation

Walk Register

Module description

The Walk Register allows pedestrians to set a walk request at any time. There is a signal controlled by the finite state machine that will be also able to reset the register at the end of the actual walk cycle.

Module overview



Figure 10 Walk Register block diagram

Test bench output




Figure 11 Walk register simulation

Time Parameters

Module description

The Time Parameters module on an FPGA is a small memory that stores three different time values, t_{BASE} , t_{EXT} , and t_{YEL} . These values can be accessed and modified by the FSM and Timer blocks on the FPGA. For the user, the three time values can be modified using the Time_Parameter_Selector, Time_Value, and Reprogram inputs, which are all 4 bits and selected using a 2-bit address. On reset, the three time values are set to 6, 3, and 2 seconds, but the user can change them at any time. When a time value is reprogrammed, the FSM is reset to its starting state.

Module overview




Figure 12 TimeParameters block diagram

Interval value is assigned for t_{BASE} , t_{EXT} and t_{YEL} as follows.

Interval	Symbol	Default Time (sec)
00	t_{BASE}	6
01	t_{EXT}	3
10	t_{YEL}	2
11	$2 \cdot t_{BASE}$	$2 \cdot t_{BASE}$

Table 3 Interval values

The time values are reset to their default values when the selector input is set to 00. Otherwise, the values on the time_value input are assigned to t_{BASE} , t_{EXT} , and t_{YEL} , respectively. Since the module stores these values in a register, the selected values will be saved until the selector input is set to 00, at which point the values will be reset.

Test bench output




Figure 13 Time parameter simulation




Figure 14 Changing t_{BASE} to 15 seconds

Divider

Module description

A divider module is needed for the timer to accurately measure the duration of each traffic light state. It takes in the clock signal as input and generates a 1 Hz enable signal, which is sent to the timer. This enable signal is a pulse that is high for one clock cycle every second, which allows the timer to properly measure the duration of each state.

Module overview




Figure 15 Divider block diagram

Test bench output

1Hz enable requires 10^6 clock cycles at 100MHz. Since it is output cannot be visualized clearly 10MHz pulses were generated instead of 1Hz pulses.




Figure 16 Divider at 10MHz

Timer

Module description

The timer is responsible for measuring the duration of each traffic light state by using the start_timer, 1Hz enable, and Time Parameter value inputs. It counts for the appropriate duration, and when it has finished counting, the expired signal goes high for one clock cycle to signal to the FSM that it should transition to the next state.

Module overview



Figure 17 Timer block diagram

Since the value change is behind the start_timer by a one clock cycle this is solved by assigning value to the time_left after a one clock cycle. This way it does not change the time values.

Test bench output





Figure 18 Timer simulation output

Finite State Machine

Module description

The Finite State Machine (FSM) is responsible for controlling the sequencing of the traffic lights. It determines when to transition from one state to another, based on inputs from the Walk Register, sensor signals, and the expired signal from the timer. It effectively manages the changes in state of the traffic light according to the inputs available to it.

Module overview



Test bench output

Normal routine



Figure 20 Normal operation

Walk request




Figure 21 Walk request by a pedestrian

Vehicle sensor




Figure 22 Vehicle sensor activated

At the start of the system, FSM directly enter the State A for a time of $2 * t_{BASE}$ without considering about any other sensor inputs. This occurs when the system is reset.

LEDs values represent the Following states of the system

Bits of the LEDs represent lights in following manner

LED sequence: [Red_{main}, Yellow_{main}, Green_{main}, Red_{side}, Yellow_{side}, Green_{side}, Walk]

State	Representation	Meaning
A	0011000	Main green
B	0101000	Main yellow
C	1000010	Side green
D	1000100	Side yellow
E	1001001	walk

Interval values represent following timer values

Representation	Timer value
00	t_{BASE}
01	t_{EXT}
10	t_{YEL}
11	$2 * t_{BASE}$