

# AN4649 Application note

# Migrating from STM32F1 Series to STM32L4 Series / STM32L4+ Series microntrollers

#### Introduction

For designers of the STM32 microcontroller applications, being able to replace easily one microcontroller type by another in the same product family is an important asset. Migrating an application to a different microcontroller is often needed, when product requirements grow, putting extra demands on memory size, or increasing the number of I/Os. The cost reduction objectives may also be an argument to switch to smaller components and shrink the PCB area.

This application note analyzes the steps required to migrate an existing design from STM32F1 Series to STM32L4 Series / STM32L4+ Series. Three aspects that must be considered for the migration are: the hardware, the peripheral and the firmware.

This document lists the full set of features available for STM32F1 Series and the equivalent features on STM32L4 Series / STM32L4+ Series (some products may have less features depending on their part number).

To take the best out of this application note, the user must be familiar with the STM32 microcontrollers documentation available on <a href="https://www.st.com">www.st.com</a> with particular focus on:

- STM32F1 Series reference manuals (RM0008, RM0041)
- STM32F1 Series datasheets
- STM32F1 Series programming manuals (PM0068, PM0075)
- STM32L4 Series reference manuals:
  - RM0351 (STM32L4x5xx, STM32L4x6xx)
  - RM0394 (STM32L41xxx, STM32L42xxx, STM32L43xxx, STM32L44xxx, STM32L45xxx, STM32L46xxx)
  - RM0392 (STM32L471xx)
- STM32L4 Series datasheets
- STM32L4+ Series reference manual (RM0432)
- STM32L4+ Series datasheets.

Contents AN4649

# **Contents**

1	STM	32L4 Series / STM32L4+ Series overview	6
2	Hard	ware migration	9
3	Boot	mode selection	. 18
4	Perip	oheral migration	. 21
	4.1	STM32 product cross-compatibility	. 21
	4.2	Memory mapping	. 25
	4.3	Direct memory access controller (DMA)	. 29
	4.4	Interrupts	. 32
	4.5	Reset and clock control (RCC)	. 37
		4.5.1 Performance versus V <sub>CORE</sub> ranges	
		4.5.2 Peripheral access configuration	
		4.5.3 Peripheral clock configuration	
	4.6	Power control (PWR )	
	4.7	Real-time clock (RTC)	
	4.8	General-purpose I/O interface (GPIO)	
	4.9	Extended interrupts and events controller (EXTI) source selection	
	4.10	Flash memory	
	4.11	Universal synchronous asynchronous receiver transmitter (U(S)ART) .	
	4.12	Inter-integrated circuit (I2C) interface	. 55
	4.13	Serial peripheral interface (SPI) / IC to IC sound (I2S) / Serial audio interface (SAI)	. 56
	4.14	Cyclic redundancy check calculation unit (CRC)	. 60
	4.15	Controller area network (bxCAN)	. 61
	4.16	USB on-the-go full-speed (USB OTG FS)	. 62
	4.17	Flexible static memory controller (FMC/FSMC)	. 65
	4.18	Analog-to-digital converters (ADC)	. 66
	4.19	Digital-to analog converter (DAC)	. 68
5	Softv	vare migration	. 70
	5.1	References	. 70



AN4649			Contents
	5.2	Cortex	<sup>®</sup> -M3 and Cortex <sup>®</sup> -M4 overview 70
		5.2.1	STM32 Cortex®-M3 processor and core peripherals 70
		5.2.2	STM32 Cortex <sup>®</sup> -M4 processor and core peripherals
		5.2.3	Software point of view
	5.3	Cortex	mapping overview



6

List of tables AN4649

# List of tables

Table 1.	Packages available on STM32L4 Series and STM32L4+ Series
Table 2.	Pinout differences between STM32F1 Series and
	STM32L4 Series / STM32L4+ Series (QFP)
Table 3.	Pinout differences between STM32F1 Series and
	STM32L4 Series / STM32L4+ Series (BGA)
Table 4.	Boot modes for STM32L47xxx/48xxx devices and STM32F1 Series
Table 5.	Boot modes for STM32L4+ Series, STM32L49xxx/4Axxx,
	STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices 18
Table 6.	Bootloader interfaces on STM32F1 and STM32L4 Series / STM32L4+ Series 19
Table 7.	Peripheral compatibility analysis between STM32F1 Series and
	STM32L4 Series / STM32L4+ Series
Table 8.	Peripheral address mapping differences between STM32F1 Series and
	STM32L4 Series / STM32L4+ Series
Table 9.	DMA request differences between STM32F1 Series and
	STM32L4 Series / STM32L4+ Series
Table 10.	Interrupt vector differences between STM32F1 Series
	and STM32L4 Series / STM32L4+ Series
Table 11.	RCC differences between STM32F1 Series
	and STM32L4 Series / STM32L4+ Series
Table 12.	Performance versus VCORE ranges for STM32L4 Series and STM32L4+ Series 40
Table 13.	RCC registers used for peripheral access configuration for STM32F1 Series
	and STM32L4 Series / STM32L4+ Series
Table 14.	PWR differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series 44
Table 15.	RTC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series 48
Table 16.	EXTI differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series 49
Table 17.	Flash differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series 50
Table 18.	U(S)ART differences between STM32F1 Series
	and STM32L4 Series / STM32L4+ Series
Table 19.	I2C differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series 55
Table 20.	SPI differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series 56
Table 21.	I2S/SAI differences between STM32F1 Series
	and STM32L4 Series / STM32L4+ Series
Table 22.	CRC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series 60
Table 23.	bxCAN differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series. 61
Table 24.	USB OTG FS differences between STM32F1 Series and
	STM32L4 Series/ STM32L4+ Series
Table 25.	USB FS differences between STM32F1 Series and STM32L4 Series
Table 26.	FMC/FSMC differences between STM32F1 Series and
	STM32L4 Series / STM32L4+ Series
Table 27.	ADC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series 67
Table 28.	DAC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series 68
Table 29.	Cortex overview mapping for STM32F1 Series and STM32L4 Series / STM32L4+ Series 74
Table 30.	Document revision history 75



AN4649 List of figures

# List of figures

Figure 1.	LFQFP144 compatible board design	. 14
Figure 2.	LQFP100 compatible board design	. 15
Figure 3.	LQFP64 compatible board design	. 15
Figure 4.	LQFP48 compatible board design	. 16
Figure 5.	UFBGA100 compatible board design	. 16
Figure 6.	BGA64 compatible board design	. 17
Figure 7.	STM32L4 Series / STM32L4+ Series clock generation for SAI Master mode	
	(when MCLK is required)	. 60
Figure 8.	STM32 Cortex®-M3 implementation	. 71
Figure 9.	STM32 Cortex®-M4 implementation	. 72



AN4649 Rev 7 5/78

#### 1 STM32L4 Series / STM32L4+ Series overview

The STM32L4 Series and STM32L4+ Series have a perfect fit in terms of ultra-low power performance, memory size and peripherals at a cost-effective price.

In particular, STM32L4 Series and STM32L4+ Series microcontrollers enable a higher frequency and a higher performance operation than STM32F1 Series. The STM32L4 Series and STM32L4+ Series products feature an  $Arm^{\otimes(a)}$  Cortex $^{\otimes}$ -M4 @ up to 120 MHz versus a Cortex $^{\otimes}$ -M3 @ 32 MHz featured on STM32F1 Series. The STM32L4 Series and STM32L4+ Series also feature an optimized Flash memory access through the adaptive real-time memory accelerator (ART Accelerator $^{\text{TM}}$ ).

The STM32L4 Series and STM32L4+ Series microcontrollers increase the low-power efficiency in dynamic mode ( $\mu$ A/MHz), and reach a very low level of static power-consumption on the various available low-power modes.

The detailed list of available features and packages for each product is available in the respective datasheet.



6/78 AN4649 Rev 7

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

STM32L4 Series and STM32L4+ Series include a larger set of peripherals with more advanced features compared to STM32F1 Series, such as:

- Advanced encryption standard (AES) hardware accelerator
- Touch sensing controller (TSC)
- Single-wire protocol interface (SWPMI) (not available on STM32L4+ Series)
- Serial audio interface (SAI)
- Low-power UART (LPUART)
- Infrared interface (IRTIM)
- Low-power timer (LPTIM)
- Liquid crystal display controller (LCD) (not available on STM32L4+ Series)
- Digital filter for sigma delta modulators (DFSDM) (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L47xxx/48xxx and STM32L45xxx/46xxx)
- Operational amplifiers (OPAMP)
- Comparators (COMP)
- Voltage reference buffer (VREFBUF)
- Quad-SPI interface (QUADSPI) (not available on STM32L4+ Series)
- Flexible memory controller (FMC) (FSMC on STM32F1 Series) (for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx only)
- Firewall (FW)
- Random number generator (RNG)
- Clock recovery system (CRS) for USB (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)
- Hash processor (HASH) (for STM32L4Sxxx and STM32L49xxx/4Axxx)
- Digital camera interface (DCMI) (for STM32L4+ Series and STM32L49xxx/4Axxx)
- Chrom-ART Accelerator<sup>TM</sup> controller (DMA2D) (for STM32L4+ Series and STM32L49xxx/4Axxx)
- SRAM1 size is different on the various STM32L4xxxx devices:
  - 192 Kbytes for STM32L4+ Series devices
  - 256 Kbytes for STM32L49xxx/4Axxx
  - 96 Kbytes for STM32L47xxx/48xxx
  - 128 Kbytes for STM32L45xxx/46xxx
  - 48 Kbytes for STM32L43xxx/44xxx
  - 32 Kbytes for STM32L41xxx/44xxx
- Additional SRAM2 with data preservation in Standby mode:
  - 64 Kbytes for STM32L4+ Series and STM32L49xxx/4Axxx
  - 32 Kbytes for STM32L47xxx/48xxx and STM32L45xxx/46xxx
  - 16 Kbytes for STM32L43xxx/44xxx
  - 8 Kbytes for STM32L41xxx/42xxx
- Additional SRAM3 for STM32L4+ Series:
  - 384 Kbytes



AN4649 Rev 7 7/78

- Dual bank boot and 8-bit ECC on Flash memory (for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx)
- Optimized power consumption, enriched set of low-power modes and support for external SMPS

STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices implement an USB FS device only instead of an USB OTG FS. They also implement reduced Flash size (512 Kbytes for STM32L45xxx/46xxx, 256 Kbytes for STM32L43xxx/44xxx and 128 Kbytes for STM32L41xxx/42xxx).

This migration guide is covering only the migration from STM32F1 Series to the STM32L4 Series / STM32L4+ Series. The new features present on STM32L4 Series / STM32L4+ Series but not available on STM32F1 Series are not covered in this document. Refer to the STM32L4 Series and STM32L4+ Series reference manuals and datasheets for an exhaustive picture.



AN4649 Hardware migration

# 2 Hardware migration

Some packages are available in both STM32L4 Series / STM32L4+ Series and STM32F1 Series such as: LQFP48, LQFP100, LQFP144, BGA64 and UFBGA100. The other packages available on STM32F1 Series are not available on STM32L4 Series / STM32L4+ Series.

Note that the WLCSP packages in STM32F1 Series and the ones in STM32L4 Series / STM32L4+ Series are not equivalent. They have different die sizes for each product.

The list of available packages in STM32L4 Series and STM32L4+ Series is given in *Table 1*.

Table 1. Packages available on STM32L4 Series and STM32L4+ Series

		STM32L4 Series					Size	
Package <sup>(1)</sup>	STM32L4+ Series	STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	(mm x mm)	Applicable part numbers
UFQFPN32	-	-	-	-	×	×	(5 x 5)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L432xx, STM32L442xx
LQFP32	-	-	-	-	-	Х	(5 x 5)	STM32L412xx, STM32L422xx
LQFP48	-	-	-	-	×	Х	(7 x 7)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx
UFQFPN48	-	-	-	×	×	X	(7 x 7)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx
WLCSP36	-	-	-	-	-	Х	(2.85 x 3.07)	STM32L412xx, STM32L422xx
WLCSP49	-	-	-	-	х	-	(3.141 x 3.127)	STM32L431xx, STM32L433xx, STM32L443xx
WLCSP64	-	-	-	-	Х	-	(3.141 x 3.127)	STM32L431xx, STM32L433xx, STM32L443xx



AN4649 Rev 7 9/78

Hardware migration AN4649

Table 1. Packages available on STM32L4 Series and STM32L4+ Series (continued)

			ST		0:			
Package <sup>(1)</sup>	STM32L4+ Series	STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	Size (mm x mm)	Applicable part numbers
LQFP64	-	X	X	X	X	X	(10 x 10)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx, STM32L471xx, STM32L475xx, STM32L476xx, STM32L476xx, STM32L496xx, STM32L496xx, STM32L4A6xx
UFBGA64	-	-	-	X	X	X	(5 x 5)	STM32L412xx, STM32L422xx, STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx
WLCSP64	-	-	-	х	-	-	(3.357 x 3.657)	STM32L451xx, STM32L452xx, STM32L462xx
WLCSP72	-	-	Х	-	-	-	(4.4084 x 3.7594)	STM32L471xx, STM32L475xx, STM32L476xx, STM32L486xx
WLCSP81	-	-	Х	-	-	-	(4.4084 x 3.7594)	STM32L476xx
WLCSP100	-	Х	-	-	-	-	(4.618 x 4.142)	STM32L496xx, STM32L4A6xx

AN4649 Hardware migration

Table 1. Packages available on STM32L4 Series and STM32L4+ Series (continued)

			ST	M32L4 Ser	ies		Size	
Package <sup>(1)</sup>	STM32L4+ Series	STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	(mm x mm)	Applicable part numbers
LQFP100	X	X	X	X	X	-	(14 x 14)	STM32L431xx, STM32L433xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx, STM32L475xx, STM32L476xx, STM32L476xx, STM32L486xx, STM32L486xx, STM32L485xx, STM32L4R5xx, STM32L4R9xx, STM32L4R9xx, STM32L4S5xx, STM32L4S5xx, STM32L4S5xx,
UFBGA100	-	-	х	х	Х	-	(7 x 7)	STM32L431xx, STM32L433xx, STM32L443xx
UFBGA132	Х	Х	Х	-	-	-	(7 x 7)	STM32L471xx, STM32L475xx, STM32L476xx, STM32L486xx, STM32L496xx, STM32L4A6xx, STM32L4R5xx, STM32L4S5xx
UFBGA144	Х	-	-	-	-	-	(10 x 10)	STM32L4R9xx, STM32L4S9xx
LQFP144	X	X	X	-	-	-	(20 x 20)	STM32L471xx, STM32L475xx, STM32L476xx, STM32L486xx, STM32L496xx, STM32L4A6xx, STM32L4R5xx, STM32L4R9xx, STM32L4S5xx, STM32L4S9xx

Hardware migration AN4649

Table 1. Packages available on STM32L4 Series and STM32L4+ Series (continued)

Package <sup>(1)</sup>	STM32L4+ Series		ST		Size			
		STM32L 49xxx/ 4Axxx	STM32L 47xxx/ 48xxx	STM32L 45xxx/ 46xxx	STM32L 43xxx/ 44xxx	STM32L 41xxx/ 42xxx	(mm x mm)	Applicable part numbers
WLCSP144	×	-	-	-	-	-	(5.24 x 5.24)	STM32L4R5xx, STM32L4R7xx, STM32L4R9xx, STM32L4S5xx, STM32L4S7xx, STM32L4S9xx
UFBGA169	Х	Х	-	-	-	-	(7 x 7)	STM32L496xx, STM32L4A6xx, STM32L4R5xx, STM32L4R9xx, STM32L4S5xx, STM32L4S9xx

<sup>1.</sup> X = supported.

AN4649 Hardware migration

Table 2 and Table 3 show the pinout differences for packages available in both series. The other packages in STM32F1 Series are not available for STM32L4 Series / STM32L4+ Series.

The STM32L4 Series / STM32L4+ Series and STM32F1 Series devices share a high level of pin compatibility. Most peripherals share the same pins in the two families. The transition from STM32F1 Series to STM32L4 Series and STM32L4+ Series is simple since only a few pins are different.

Table 2. Pinout differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (QFP)

STM32F1 Series					STM32L4 Series / STM32L4+ Series					
QFP 48	QFP 64	QFP 100	QFP 144	Pinout	QFP 48	QFP 64	QFP 100	QFP 144	Pinout	
5	5	-	-	PD0-OSC_IN	5	5	-	-	PH0-OSC_IN	
6	6	-	-	PD1-OSC_OUT	6	6	-	-	PH1-OSC_OUT	
-	-	73	106	NC	-	-	73	106	VDDUSB <sup>(1)</sup>	
36	48	-	-	VDD	36	48	-	-	VDDUSB <sup>(1)</sup>	
-	-	-	95	VDD	-	-	-	95	VDDIO2 <sup>(1)</sup>	
-	-	-	131	VDD	-	-	-	131	VDDIO2 <sup>(1)</sup>	
9	13	-	-	VDDA	-	13	-	-	VDDA/VREF+	
44	60	94	138	воото	44	60	94	138	PH3-BOOT0 <sup>(2)</sup>	

<sup>1.</sup> VDDUSB and VDDIO2 pins can be connected externally to V<sub>DD</sub>.

Note:

STM32L4R9xx/4S9xx are not compatible with STM32L4 Series, for more details, refer to the application note Migration between STM32L476xx/486xx and STM32L4+ Series microcontrollers (AN5017).

Table 3. Pinout differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (BGA)

	STM32F1 Ser	ies	STM32L4 Series / STM32L4+ Series			
TFBGA64	4 UFBGA100 Pinout		UFBGA64	UFBGA100	Pinout	
C1	-	PD0_OCSC_IN	C1	-	PH0_OCSC_IN	
D1	-	PD1_OCSC_OUT	D1	-	PH1_OCSC_OUT	
E5	-	VDD	E5	-	VDDUSB <sup>(1)</sup>	
-	C11	NC	-	C11	VDDUSB <sup>(1)</sup>	
G1	-	VREF+	G1	-	PC3	
H1	-	VDDA	H1	-	VDDA	
B4	A4	воото	B4	A4	PH3-BOOT0 <sup>(2)</sup>	

<sup>1.</sup> VDDUSB pin can be connected externally to VDD

<sup>2.</sup> Only for STM32L49xxx/4Axxx, STM32L45xxx/46xxx and STM32L43xxx/44xxx devices.



AN4649 Rev 7 13/78

Only for STM32L4R5xx/S5xx, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx.

Hardware migration AN4649

# Recommendations to migrate from the STM32F1 Series board to the STM32L4 Series / STM32L4+ Series board

On STM32L4 Series and STM32L4+ Series, there are no PD0 and PD1 pins. They are replaced by PH0 and PH1 respectively.

A dedicated V<sub>DDUSB</sub> supply is used on STM32L4 Series and STM32L4+ Series. This supply must be connected to the VDDUSB pin, which is pin 36 on QFP48, pin 48 on QFP64, pin 73 on QFP100, pin 106 on QFP144 (for STM32L4R9xx/4S9xx refer to the application note *Migration between STM32L476xx/486xx and STM32L4+ Series microcontrollers* AN5017), pin E5 on BGA64 and pin C11 on BGA100.

On STM32F1 Series, the pin was not connected for QFP100, QFP144 and BGA100 packages or it was connected to V<sub>DD</sub> for QFP48, QFP64 and BGA64 packages.

For the BGA64 package, the G1 ball used for the VREF+ signal on STM32F1 Series, is used as PC3 GPIO (multiplexed with VLCD) on STM32L4 Series and STM32L4+ Series. The VREF+ signal is also multiplexed with the VDDA on the H1 ball.

The boot pins are different on both families. The BOOT0 is multiplexed with the PH3 GPIO on STM32L4+ Series and STM32L4 Series (for STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx). Refer to Section 3: Boot mode selection for details. Those changes do not impact the board design.

*Figure 1* to *Figure 6* show some examples of board designs migrating from STM32F1 Series to STM32L4 Series / STM32L4+ Series.

Note: VLCD is not available in STM32L4+ Series.




Figure 1. LFQFP144 compatible board design

577

AN4649 Hardware migration

Figure 2. LQFP100 compatible board design





Figure 3. LQFP64 compatible board design



15/78

Hardware migration AN4649

Figure 4. LQFP48 compatible board design





Figure 5. UFBGA100 compatible board design



 The STM32F1 Series proposes a LFBGA100 that has a different pinout and size than the UFBGA100. It is not compatible with the STM32L4 Series / STM32L4+ Series UFBGA100.



AN4649 Hardware migration




Figure 6. BGA64 compatible board design

#### **SMPS** packages

Some devices of STM32L4 Series and STM32L4+ Series offer a package option allowing the connection of an external SMPS.

This is done through two VDD12 pins that are replacing two existing pins in the baseline package.

Compatibility is kept between derivatives of STM32L4 Series / STM32L4+ Series regarding those two VDD12 pins (the pins replaced are different across package types but are the same for all derivatives on similar packages).

Refer to AN4978 and the product datasheets for more details.



AN4649 Rev 7 17/78

Boot mode selection AN4649

#### 3 Boot mode selection

STM32F1 Series and STM32L4 Series / STM32L4+ Series can select boot modes between three options: boot from main Flash memory, boot from SRAM or boot from system memory. However, the way to select the boot mode differs between the products.

In STM32F1 Series, the boot mode is selected with two pins: BOOT0 and BOOT1.

In STM32L47xxx/48xxx, the boot mode is selected with one pin (BOOT0) and the nBOOT1 option bit located in the user option bytes at the memory address 0x1FFF7800.

In STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx, the boot mode is selected with the nBOOT1 option bit and with the BOOT0 pin or the nBOOT0 option bit depending on the value of the nSWBOOT0 option bit in the FLASH\_OPTR register.

*Table 4* and *Table 5* summarize the different configurations available for selecting the boot mode for STM32L4 Series / STM32L4+ Series and STM32F1 Series.

Boot mode	selection <sup>(1)</sup>	Boot mode	Aligaina	
BOOT1 <sup>(2)</sup>	воото	Boot mode	Aliasing	
Х	0	Main Flash memory	Main Flash memory is selected as boot space	
0	1	System memory	System memory is selected as boot space	
1	1	Embedded SRAM	Embedded SRAM is selected as boot space	

Table 4. Boot modes for STM32L47xxx/48xxx devices and STM32F1 Series

Table 5. Boot modes for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices<sup>(1)</sup>

nBOOT1 FLASH_OPTR [23]	nBOOT0 FLASH_OPTR [27]	BOOT0 pin PH3	nSWBOOT0 FLASH_OPTR [26]	Main Flash empty <sup>(2)</sup>	Boot Memory Space Alias
Х	Х	0	1	0	Main Flash memory is selected as boot area
Х	Х	0	1	1	System memory is selected as boot area
Х	1	Х	0	Х	Main Flash memory is selected as boot area



<sup>1.</sup> X =equivalent to 0 or 1.

<sup>2.</sup> The BOOT1 value is the opposite of the nBOOT1 option bit for STM32L47xxx/48xxx devices.

AN4649 Boot mode selection

Table 5. Boot modes for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices<sup>(1)</sup>

nBOOT1 FLASH_OPTR [23]	nBOOT0 FLASH_OPTR [27]	BOOT0 pin PH3	nSWBOOT0 FLASH_OPTR [26]	Main Flash empty <sup>(2)</sup>	Boot Memory Space Alias
0	Х	1	1	Х	Embedded SRAM1 is selected as boot area
0	0	х	0	Х	Embedded SRAM1 is selected as boot area
1	Х	1	1	Х	System memory is selected as boot area
1	0	Х	0	Х	System memory is selected as boot area

<sup>1.</sup> X =equivalent to 0 or 1.

#### **Embedded bootloader:**

The embedded bootloader is located in the system memory, programmed by ST during production. This bootloader is used to reprogram the Flash memory using one of the serial interfaces listed in *Table 6*.

Table 6. Bootloader interfaces on STM32F1 and STM32L4 Series / STM32L4+ Series

			STM32F1 Series			
Peripheral (1)	Pin	STM32F100 and STM32F102 lines	STM32F105 and STM32F107 lines Connectivity	STM32F101an d STM32F103 lines XL-density <sup>(2)</sup>	STM32L4 Series / STM32L4 + Series	
DFU	USB_DM (PA11) USB_DP (PA12)	-	×	-	Х	
USART1	USART1_TX (PA9) USART1_RX (PA10)	×	×	×	Х	
USART2	USART2_TX (PD5) USART2_RX (PD6)	-	х	х	-	
USARTZ	USART_TX (PA2) USART2_RX (PA3)	-	-	-	Х	

For STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices, a Flash empty check
mechanism is implemented to force the boot from system Flash if the first Flash memory location is not
programmed (0xFFFF FFFF) and if the boot selection was configured to boot from the main Flash.

Boot mode selection AN4649

Table 6. Bootloader interfaces on STM32F1 and STM32L4 Series / STM32L4+ Series

			STM32F1 Series		
Peripheral (1)	Pin	STM32F100 and STM32F102 lines	STM32F105 and STM32F107 lines Connectivity	STM32F101an d STM32F103 lines XL-density <sup>(2)</sup>	STM32L4 Series / STM32L4 + Series
USART3	USART3_TX (PC10) USART3_RX (PC11)	-	-	-	Х
I2C1	I2C1_SCL (PB6) I2C1_SDA (PB7)	-	-	-	Х
I2C2	I2C2_SCL (PB10) I2C2_SDA (PB11)	-	-	-	Х
I2C3	I2C3_SCL (PC0) I2C3_SDA (PC1)	-	-	-	Х
I2C4	I2C4_SCL (PD12) I2C4_SDA (PD13)	-	-	-	X <sup>(3)</sup>
SPI1	SPI1_NSS (PA4) SPI1_SCK (PA5) SPI1_MISO (PA6) SPI1_MOSI (PA7)	-	-	-	Х
SPI2	SPI2_NSS (PB12) SPI2_SCK (PB13) SPI2_MISO (PB14) SPI2_MOSI (PB15)	-	-	-	Х
CAN1	CAN1_RX (PB8) CAN1_TX (PB9)	-	-	-	X <sup>(4)</sup>
CAN2	CAN2_RX (PB5) CAN2_TX (PB6)	-	Х	-	X <sup>(5)</sup>

<sup>1.</sup> X = supported.

Refer to the application note *STM32 microcontroller system boot mode* (AN2606) for more details on the bootloader.

For smaller packages, it is important to check the pin and peripheral availability.

<sup>2.</sup> Flash density ranges between 768 Kbytes and 1 Mbytes.

<sup>3.</sup> Only for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L45xxx/46xxx devices.

<sup>4.</sup> Not available on STM32L41xxx/42xxx.

<sup>5.</sup> Only for STM32L49xxx/4Axxx devices.

#### 4.1 STM32 product cross-compatibility

The STM32 MCUs embed a set of peripherals that can be classed in three groups:

- The first group is for the peripherals that are common to all products. Those peripherals
  have the same structure, registers and control bits. There is no need to perform any
  firmware change to keep the same functionality at the application level after migration.
  All the features and behavior remain the same.
- The second group is for the peripherals that present minor differences from one
  product to another (usually differences due to the support of new features). Migrating
  from one product to another is very easy and does not require any significant new
  development effort.
- The third group is for peripherals which have been considerably modified from one product to another (new architecture, new features...). For this group of peripherals, the migration requires a new development at application level.

Table 7 gives a general overview of this classification.

The software compatibility mentioned in *Table 7* refers only to the register description for low-level drivers.

The STMCube™ hardware abstraction layer (HAL) is compatible between STM32F1 Series and STM32L4 Series / STM32L4+ Series.

Table 7. Peripheral compatibility analysis between STM32F1 Series and STM32L4 Series / STM32L4+ Series

		N	umber o	f instanc		Compatibility with STM32L4 Series				
Peripheral	F1 Series	L4+ Series	STM32 L49xxx /4Axxx	STM32 L47xxx /48xxx	STM32 L45xxx /46xxx	STM32 L43xxx /44xxx	STM32 L41xxx /42xxx	Software	Pinout	Comments
SPI	3		3 2							I2S is no longer
I2S (full duplex)	3		0					Partial	Full (SPI)	supported by SPI but replaced by a dedicated serial audio interface (SAI) in STM32L4 Series / STM32L4+ Series. The SPI1/SPI2/SPI3 are mapped on the same GPIO.



AN4649 Rev 7 21/78

Table 7. Peripheral compatibility analysis between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

		Number of instances in STM32						Compat	ibility w	ith STM32L4 Series
Peripheral	F1 Series	L4+ Series	STM32 L49xxx /4Axxx	STM32 L47xxx /48xxx		STM32 L43xxx /44xxx	STM32 L41xxx /42xxx	Software	Pinout	Comments
WWDG	1		1					Full		-
IWDG	1						Full	NA	Additional read-only window register (IWDG_WINR) in STM32L4 Series / STM32L4+ Series.	
DBGMCU	1				1			Full		-
CRC	1				1			Partial		Additional features in STM32L4 Series / STM32L4+ Series
EXTI	1				1			Part	ial	-
USB OTG FS	1		1			0		- Partial	Full	Additional features in STM32L4 Series / STM32L4+ Series. VDDUSB merged with the VDD on STM32F1 Series. Peripheral only available on STM32F105xx, STM32F107xx, STM32L4Rxxx/ 4Sxxx, STM32L49xxx/ 4Axxx and STM32L47xxx/ 48xxx
USB FS	1		0			1		- Partiai	Full	Additional features in STM32L4 Series / STM32L4+ Series. VDDUSB merged with VDD on STM32F1 Series. Peripheral only available on STM32F102xx, STM32F103xx, STM32L45xxx/ 46xxx, STM32L43xxx/ 44xxx and STM32L41xxx/ 42xxx

AN4649 Peripheral migration

Table 7. Peripheral compatibility analysis between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

		N			es in STI			Compat		ith STM32L4 Series
Peripheral	F1 Series	L4+ Series	STM32 L49xxx /4Axxx	STM32 L47xxx /48xxx	STM32 L45xxx /46xxx	STM32 L43xxx /44xxx	STM32 L41xxx /42xxx	Software	Pinout	Comments
DMA	2	2					None	NA	Similar features but the DMA mapping requests are different (see Section 4.3: Direct memory access controller (DMA)).	
Basic General P. Advanced Low- power IRTIM	2 10 2 0 0	2 7 2 2 1	2 7 2 7 1	2 7 2 2	2 4 1 2	2 3 1 2	1 3 1 2 1	Full	Partial	Some pins not mapped on the same GPIO. Timer instance names may differ. Internal connections may differ.
SDIO/ SDMMC	1	1 0			Partial	Full	CE-ATA devices not supported on the STM32L4 Series / STM32L4+ Series. On STM32F1 Series and STM32L4Rxxx/ 4Sxxx the SDIO is an AHB peripheral, while on STM32L4 Series / STM32L4+ Series, it is an APB peripheral.			
FSMC/ FMC	1	1 0			Partial	Partial	PC card interface not supported on STM32L4 Series / STM32L4+ Series. One bank of NAND Flash supported on STM32L4 Series / STM32L4+ Series,; two on STM32F1 Series.			
PWR	1				1			Partial	NA	_
RCC	1	1					Partial	,, ,		
USART UART LPUART	3 2 0		3 2 1		3 1 1	3		Partial	Full	Additional features on STM32L4 Series / STM32L4+ Series. Additional LPUART on STM32L4 Series / STM32L4+ Series.



Table 7. Peripheral compatibility analysis between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

		N	umber o	f instanc	es in STI	M32		Compat	ibility w	th STM32L4 Series
Peripheral	F1 Series	L4+ Series	STM32 L49xxx /4Axxx	STM32 L47xxx /48xxx	STM32 L45xxx /46xxx	STM32 L43xxx /44xxx	STM32 L41xxx /42xxx	Software	Pinout	Comments
12C	2	,	4	3	4		3	None	Partial	Pinout is fully compatible for the I2C2. 2C1 mapped on different GPIOs. Additional features on STM32L4 Series / STM32L4+ Series.
DAC channels	2		2 1 2 0		Partial	Partial	Additional features on STM32L4 Series / STM32L4+ Series.			
ADC	3	1	1 3 1 2				Partial	Additional features on STM32L4 Series / STM32L4+ Series.		
RTC	1	1					None	Full	Additional features on STM32L4 Series / STM32L4+ Series.	
FLASH	1	1	2	2 1					NA	New peripheral.
GPIO	Up to 142	Up to 140	Up to 136	Up to 114	Up to 83	Up to 83	Up to 52	Full	Partial	At reset, STM32F1 Series are configured in input floating mode, while STM32L4 Series / STM32L4+ Series are configured in analog mode. Refer to Section 2: Hardware migration for more details.
bxCAN	2	1	2		1		0	Partial	Full	CAN2 available only on STM32L49xxx/4Axxx.
ЕТН	1	0						N/A	1	Ethernet peripheral not available on STM32L4 Series / STM32L4+ Series.
Color key:  = No compatibility (new feature or new architecture)  = Partial compatibility (minor changes)  = Not applicable										



# 4.2 Memory mapping

The peripheral address mapping has been changed in the STM32L4 Series / STM32L4+ Series versus the STM32F1 Series.

*Table 8* provides the peripheral address mapping differences between the STM32F1 Series and the STM32L4 Series / STM32L4+ Series.

Table 8. Peripheral address mapping differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

Peripheral	;	STM32F1 Series	STM32L4 Series / STM32L4+ Series		
	Bus	Base address	Bus	Base address <sup>(1)</sup>	
FSMC/FMC		0xA000 0000	AHB3	0xA000 0000	
USB OTG FS		0x5000 0000	AHB2	0x5000 0000	
ETHERNET MAC		0x4002 8000		NA	
CRC		0x4002 3000		0x4002 3000	
Flash interface reg		0x4002 2000		0x4002 2000	
RCC	AHB	0x4002 1000	AHB1	0x4002 1000	
DMA2		0x4002 0400		0x4002 0400	
DMA1		0x4002 0000		0x4002 0000	
SDIO/SDMMC		0x4001 8000	APB2	0x4001 2800 0x5006 2400 (AHB2) on STM32L4+ Series	
TIM11		0x4001 5400			
TIM10		0x4001 5000		NA	
TIM9		0x4001 4C00			
ADC3	APB2	0x4001 3C00	AHB2	0x5004 0200	
USART1	AFBZ	0x4001 3800		0x4001 3800	
TIM8		0x4001 3400	APB2	0x4001 3400	
SPI1		0x4001 3000	AFBZ	0x4001 3000	
TIM1		0x4001 2C00		0x4001 2C00	
ADC2		0x4001 2800		0x5004 0100	
ADC1		0x4001 2400		0x5004 0000	
GPIOG	APB2	0x4001 2000	ΔHR2	0x4800 1800	
GPIOF	A1 D2	0x4001 1C00	AHB2	0x4800 1400	
GPIOE		0x4001 1800		0x4800 1000	
GPIOD		0x4001 1400		0x4800 0C00	



AN4649 Rev 7 25/78

Table 8. Peripheral address mapping differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	s	TM32F1 Series	_	TM32L4 Series / TM32L4+ Series	
	Bus	Base address	Bus	Base address <sup>(1)</sup>	
GPIOC		0x4001 1000		0x4800 0800	
GPIOB		0x4001 0C00	AHB2	0x4800 0400	
GPIOA	APB2	0x4001 0800		0x4800 0000	
EXTI		0x4001 0400	APB2	0x4001 0400	
AFIO		0x4001 0000		NA	
DAC		0x4000 7400	ADD4	0x4000 7400	
PWR		0x4000 7000	APB1	0x4000 7000	
Backup registers (BKP)		0x4000 6C00		NA	
bxCAN2		0x4000 6800		0x4000 6800	
bxCAN1		0x4000 6400		0x4000 6400	
Shared USB/CAN SRAM 512 bytes		0x4000 6000		0x4000 6C00	
USB device FS registers		0x4000 5C00		0x4000 6800	
I2C2		0x4000 5800		0x4000 5800	
I2C1	APB1	0x4000 5400		0x4000 5400	
UART5		0x4000 5000	APB1	0x4000 5000	
UART4		0x4000 4C00		0x4000 4C00	
USART3		0x4000 4800		0x4000 4800	
USART2		0x4000 4400		0x4000 4400	
SPI3/I2S		0x4000 3C00		0x4000 3C00	
SPI2/I2S		0x4000 3800		0x4000 3800	
IWDG		0x4000 3000		0x4000 3000	
WWDG		0x4000 2C00		0x4000 2C00	
RTC (inc. BKP registers on STM32L4 Series / STM32L4+ Series)		0x4000 2800	APB1	0x4000 2800	
TIM14	1	0x4000 2000			
TIM13	APB1	0x4000 1C00		NA	
TIM12		0x4000 1800			
TIM7		0x4000 1400		0x4000 1400	
TIM6		0x4000 1000	APB1	0x4000 1000	
TIM5		0x4000 0C00	7	0x4000 0C00	

AN4649 Peripheral migration

Table 8. Peripheral address mapping differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	s <sup>-</sup>	TM32F1 Series		M32L4 Series / M32L4+ Series
	Bus	Base address	Bus	Base address <sup>(1)</sup>
TIM4		0x4000 0800		0x4000 0800
TIM3	APB1	0x4000 0400	APB1	0x4000 0400
TIM2		0x4000 0000		0x4000 0000
DMA2D			AHB1	0x4002 B000
TSC			Andi	0x4002 4000
RNG	-			0x5006 0800
HASH				0x5006 0400
AES	-		AHB2	0x5006 0000
DCMI			Andz	0x5005 0000
GPIOI	-			0x4800 2000
GPIOH				0x4002 1C00
QUADSPI			AHB3 AHB4 <sup>(2)</sup>	0xA000 1000
SYSCFG	-			0x4001 0000
DFSDM	-			0x4001 6000
SAI1	-			0x4001 5400
SAI2				0x4001 5800
TIM17	-	NA	APB2	0x4001 4800
TIM16			APD2	0x4001 4400
TIM15				0x4001 4000
FIREWALL				0x4001 1C00
VREF				0x4001 0030
COMP				0x4001 0200
OPAMP	-			0x4000 7800
I2C3	-			0x4000 5C00
LCD				0x4000 2400
LPTIM2				0x4000 9400
SWPMI1			APB1	0x4000 8800
I2C4				0x4000 8400
LPUART1				0x4000 8000
LPTIM1				0x4000 7C00
CRS				0x40006000



Table 8. Peripheral address mapping differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral		STM32F1 Series	STM32L4 Series / STM32L4+ Series				
	Bus Base address		Bus	Base address <sup>(1)</sup>			
OCTOSPI2			AHB3	0xA000 1400			
OCTOSPI1			ALIBS	0xA000 1000			
OCTOSPIM			AHB2	0x5006 1C00			
GFXMMU		NA	AHB1	0x4002 C000			
DMAMUX1			AUDI	0x4002 0800			
DSIHOST			APB2	0x4001 6C00			
LCD-TFT			AFDZ F	0x4001 6800			
Color key:							
= Base address or bus change							
= Not applicable							

On STM32L4 Series / STM32L4+ Series devices on which the peripheral is not implemented, the memory address is reserved.

The system memory mapping has been updated between STM32F1 Series and STM32L4 Series / STM32L4+ Series. Refer to reference manuals or datasheets for more details.

STM32L4 Series / STM32L4+ Series feature an additional SRAM (SRAM2) of 64 Kbytes on STM32L4+ Series, STM32L49xxx/4Axxx devices, 32 Kbytes on STM32L47xxx/48xxx and STM32L45xxx/46xxx devices, 16 Kbytes on STM32L43xxx/44xxx and 8 Kbytes on STM32L41xxx/42xxx devices and an additional SRAM (SRAM3) of 384 Kbytes on STM32L4+ Series.

The SRAM2 includes the additional features listed below:

- Maximum performance through ICode bus access without physical remap
- Parity check option (32-bit + 4-bit parity check)
- Write protection with 1 Kbyte granularity
- Read protection (RDP)
- Erase by system reset (option byte) or by software
- Content is preserved in Low-power run, Low-power sleep, Stop 0, Stop 1, Stop 2 mode
- Content can be preserved (RRS bit set in PWR\_CR3 register) in Standby mode (not the case for SRAM1).

28/78 AN4649 Rev 7

AHB3 for STM32L47xxx/48xxx, STM32L45xxx/46xxx and STM32L43xxx/44xxx devices, AHB4 for STM32L49xxx/4Axxx devices.

AN4649 Peripheral migration

### 4.3 Direct memory access controller (DMA)

STM32F1 Series and STM32L4 Series / STM32L4+ Series have the same DMA IP.

The current consumption of the DMA on STM32L4 Series / STM32L4+ Series has been slightly improved compared to the consumption on STM32F1 Series, and it includes option registers.

*Table 9* presents the differences between the DMA requests of the peripherals in STM32F1 Series and STM32L4 Series / STM32L4+ Series.

Table 9. DMA request differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

Peripheral	DMA request	STM32F1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>		
	ADC1	DMA1_Channel1	DMA1_Channel1 DMA2_Channel3		
ADC	ADC2	NA	DMA1_Channel2 DMA2_Channel4		
	ADC3	DMA2_Channel5	DMA1_Channel3 DMA2_Channel5		
DAC	DAC1_CH1	DMA2_Channel3	DMA1_Channel3 DMA2_Channel4		
DAC	DAC1_CH2	DMA2_Channel4	DMA1_Channel4 DMA2_Channel5		
	DFSDM0		DMA1_Channel4		
DFSDM	DFSDM1	NIA.	DMA1_Channel5		
DESDIM	DFSDM2	NA	DMA1_Channel6		
	DFSDM3		DMA1_Channel7		
SPI1	SPI1_Rx	DMA1_Channel2	DMA1_Channel2 DMA2_Channel3		
SFII	SPI1_Tx	DMA1_Channel3	DMA1_Channel3 DMA2_Channel4		
SPI2	SPI2_Rx SPI2_Tx	DMA1_Channel4 DMA1_Channel5	DMA1_Channel4 DMA1_Channel5		
SPI3	SPI3_Rx SPI3_Tx	DMA2_Channel1 DMA2_Channel2	DMA2_Channel1 DMA2_Channel2		
QUADSPI	QUADSPI	NA	DMA2_Channel7 DMA1_Channel5		
LPUART	LPUART_RX NA LPUART_TX	INA	DMA2_Channel7 DMA2_Channel6		

Table 9. DMA request differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	DMA request	STM32F1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>
USART1	USART1_Rx	DMA1_Channel5	DMA1_Channel5 DMA2_Channel7
USARTI	USART1_Tx	DMA1_Channel4	DMA1_Channel4 DMA2_Channel6
USART2	USART2_Rx USART2_Tx	DMA1_Channel6 DMA1_Channel7	DMA1_Channel6 DMA1_Channel7
USART3	USART3_Rx USART3_Tx	DMA1_Channel3 DMA1_Channel2	DMA1_Channel3 DMA1_Channel2
UART4	UART4_Rx UART4_Tx	DMA2_Channel3 DMA2_Channel5	DMA2_Channel5 DMA2_Channel3
UART5	UART5_Rx UART5_Tx	NA	DMA2_Channel2 DMA2_Channel1
I2C1	I2C1_Rx	DMA1_Channel7	DMA1_Channel7 DMA2_Channel6
1201	I2C1_Tx	DMA1_Channel6	DMA1_Channel6 DMA2_Channel7
I2C2	I2C2_Rx I2C2_Tx	DMA1_Channel5 DMA1_Channel4	DMA1_Channel5 DMA1_Channel4
I2C3	I2C3_Rx I2C3_Tx	. NA	DMA1_Channel3 DMA1_Channel2
I2C4	I2C4_Rx I2C4_Tx	IVA	DMA2_Channel1 DMA2_Channel2
SDIO	SDIO	DMA2_Channel4	NA
SDMMC	SDMMC	NA	DMA2_Channel4 DMA2_Channel5
TIM1	TIM1_UP TIM1_TRIG TIM1_COM TIM1_CH1 TIM1_CH3 TIM1_CH4	DMA1_Channel5 DMA1_Channel4 DMA1_Channel4 DMA1_Channel2 DMA1_Channel6 DMA1_Channel4	DMA1_Channel6 DMA1_Channel4 DMA1_Channel4 DMA1_Channel2 DMA1_Channel7 DMA1_Channel4
TIM2	TIM2_UP TIM2_CH1 TIM2_CH2 TIM2_CH3 TIM2_CH4	DMA1_Channel2 DMA1_Channel5 DMA1_Channel7 DMA1_Channel1 DMA1_Channel7	DMA1_Channel2 DMA1_Channel5 DMA1_Channel7 DMA1_Channel1 DMA1_Channel7

Table 9. DMA request differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	DMA request	STM32F1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>
ТІМЗ	TIM3_UP TIM3_TRIG TIM3_CH1 TIM3_CH3 TIM3_CH4	DMA1_Channel3 DMA1_Channel6 DMA1_Channel6 DMA1_Channel2 DMA1_Channel3	DMA1_Channel3 DMA1_Channel6 DMA1_Channel6 DMA1_Channel2 DMA1_Channel3
TIM4	TIM4_UP TIM4_CH1 TIM4_CH2 TIM4_CH3	DMA1_Channel7 DMA1_Channel1 DMA1_Channel4 DMA1_Channel5	DMA1_Channel7 DMA1_Channel1 DMA1_Channel4 DMA1_Channel5
ТІМ5	TIM5_UP TIM5_CH1 TIM5_CH2 TIM5_CH3 TIM5_CH4 TIM5_TRIG TIM5_COM	DMA2_Channel2 DMA2_Channel5 DMA2_Channel4 DMA2_Channel2 DMA2_Channel1 DMA2_Channel1	DMA2_Channel2 DMA2_Channel5 DMA2_Channel4 DMA2_Channel2 DMA2_Channel1 DMA2_Channel1 DMA2_Channel1
TIM6	TIM6_UP	DMA2_Channel3	DMA1_Channel3 DMA2_Channel4
TIM7	TIM7_UP	DMA2_Channel4	DMA1_Channel4 DMA2_Channel5
ТІМ8	TIM8_UP TIM8_CH1 TIM8_CH2 TIM8_CH3 TIM8_CH4 TIM8_TRIG TIM8_COM	DMA2_Channel1 DMA2_Channel3 DMA2_Channel5 DMA2_Channel1 DMA2_Channel2 DMA2_Channel2 DMA2_Channel2	DMA2_Channel1 DMA2_Channel6 DMA2_Channel7 DMA2_Channel1 DMA2_Channel2 DMA2_Channel2 DMA2_Channel2
TIM15	TIM15_CH1 TIM15_UP TIM15_TRIG TIM15_COM		DMA1_Channel5 DMA1_Channel5 DMA1_Channel5 DMA1_Channel5
TIM16	TIM16_CH1 TIM16_UP TIM16_CH1 TIM16_UP	NA	DMA1_Channel3 DMA1_Channel3 DMA1_Channel6 DMA1_Channel6
TIM17	TIM17_CH1 TIM17_UP TIM17_CH1 TIM17_UP		DMA1_Channel1 DMA1_Channel1 DMA1_Channel7 DMA1_Channel7



Table 9. DMA request differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

Peripheral	DMA request	STM32F1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>	
	SAI1_A	NA	DMA2_Channel1 DMA2_Channel6	
SAI	SAI1_B		DMA2_Channel2 DMA2_Channel7	
SAI	SAI2_A		DMA1_Channel6 DMA2_Channel3	
	SAI2_B		DMA1_Channel7 DMA2_Channel4	
SWPMI	SWPMI_RX		DMA2_Channel1	
SVVPIVII	SWPMI_TX		DMA2_Channel2	
AES	AES_OUT		DMA2_Channel3 DMA2_Channel2	
AES	AES_IN		DMA2_Channel5 DMA2_Channel1	
DCMI	DCMI		DMA2_Channel7 DMA2_Channel5	
HASH	HASH_IN		DMA2_Channel7	
Color key:				
= Feature not available (NA)				
= Differences				

On the STM32L4 Series / STM32L4+ Series devices on which the peripheral is not implemented, the DMA request is reserved.

### 4.4 Interrupts

*Table 10* presents the interrupt vectors in STM32L4 Series / STM32L4+ Series compared to STM32F1 Series.

The changes in the interrupt vectors impact only a few peripherals.

Table 10. Interrupt vector differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

	STM32F1 Series			
Position	STM32F105 and STM32F107 lines Connectivity	STM32F101and STM32F103 lines XL density <sup>(2)</sup>	STM32F100 and STM32F102 lines	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>
0	WWDG			WWDG
1	PVD			PVD / PVM



AN4649 Peripheral migration

Table 10. Interrupt vector differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

	STM32F1 Series			
Position	STM32F105 and STM32F107 lines Connectivity	STM32F101and STM32F103 lines XL density <sup>(2)</sup>	STM32F100 and STM32F102 lines	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>
2		TAMPER		TAMPER / CSS
3		RTC		RTC_WKUP
4		FLASH		FLASH
5		RCC		RCC
6		EXTI0		EXTI0
7		EXTI1		EXTI1
8		EXTI2		EXTI2
9		EXTI3		EXTI3
10		EXTI4		EXTI4
11		DMA1_Channel1		DMA1_Channel1
12		DMA1_Channel2		DMA1_Channel2
13		DMA1_Channel3		DMA1_Channel3
14		DMA1_Channel4		DMA1_Channel4
15	DMA1_Channel5			DMA1_Channel5
16	DMA1_Channel6			DMA1_Channel6
17	DMA1_Channel7			DMA1_Channel7
18	ADC1_2			ADC1_2
19	CAN1_TX USB_HP / CAN_TX		CAN1_TX	
20	CAN1_RX0	USB_LP /	CAN_RX0	CAN1_RX0
21	CAN1	_RX1	CAN_RX1	CAN1_RX1
22	CAN1	_SCE	CAN_SCE	CAN1_SCE
23		EXTI9_5		EXTI9_5
24	TIM1_BRK	TIM1_BRK / TIM9	TIM1_BRK	TIM1_BRK / TIM15
25	TIM1_UP	TIM1_UP / TIM10	TIM1_UP	TIM1_UP / TIM16
26	TIM1_TRG_COM / TIM1_TRG_COM / TIM1_TRG_COM		TIM1_TRG_COM /TIM17	
27	TIM1_CC			TIM1_CC
28	TIM2			TIM2
29	TIM3			TIM3
30	TIM4			TIM4
31	I2C1_EV			I2C1_EV
32	I2C1_ER			I2C1_ER



Table 10. Interrupt vector differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

Position	STM32F105 and STM32F107 lines Connectivity	STM32F101and STM32F103 lines XL density <sup>(2)</sup>	STM32F100 and STM32F102 lines	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>
33		I2C2_EV		I2C2_EV
34		I2C2_ER		I2C2_ER
35		SPI1		SPI1
36		SPI2		SPI2
37		USART1		USART1
38		USART2		USART2
39		USART3		USART3
40		EXTI15_10		EXTI15_10
41		RTC_Alarm		RTC_Alarm
42	USB_FS_WKUP	USBW	/akeup	DFSDM3
43		TIM8_BRK / TIM12	TIM8_BRK	TIM8_BRK
44		TIM8_UP / TIM13	TIM8_UP	TIM8_UP
45		TIM8_TRG_COM / TIM14	TIM8_TRG_COM	TIM8_TRG_COM
46	NA	TIM8_CC		TIM8_CC
47		ADC3		ADC3
48		FSMC		FMC
49		SE	OIO	SDMMC
50	TIM5			TIM5
51	SPI3			SPI3
52	UART4			UART4
53	UART5			UART5
54	TIM6			TIM6_DACUNDER
55	TIM7			TIM7
56	DMA2_Channel1			DMA2_Channel1
57	DMA2_Channel2			DMA2_Channel2
58	DMA2_Channel3			DMA2_Channel3
59	DMA2_Channel4 DMA2_Channel4_5			DMA2_Channel4

AN4649 Peripheral migration

Table 10. Interrupt vector differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

	and STIVIS			
Position	STM32F105 and STM32F107 lines Connectivity	STM32F1 Series  STM32F101and STM32F103 lines XL density <sup>(2)</sup>	STM32F100 and STM32F102 lines	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>
60	DMA2_Channel5			DMA2_Channel5
61	ETH			DFSDM0
62	ETH_WKUP			DFSDM1
63	CAN2_TX			DFSDM2
64	CAN2_RX0			COMP
65	CAN2_RX1			LPTIM1
66	CAN2_SCE			LPTIM2
67	OTG_FS	NA		- OTG_FS on STM32L4Rxxx/ 4Sxxx, STM32L49xxx/4Axxx and STM32L47xxx/48xxx - USB_FS on STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx
68				DMA2_CH6
69				DMA2_CH7
70				LPUART1
71				- QUADSPI - OCTOSPI 1 (for STM32L4Rxxx/ 4Sxxx)
72				I2C3_EV
73		NA		I2C3_ER
74				SAI1
75				SAI2
76				- SWPMI1 - OCTOSPI2 (for STM32L4Rxxx /4Sxxx)
77				TSC
78				- LCD - DSIHOST (for STM32L4R9xx/ 4S9xx)



Table 10. Interrupt vector differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

Position	STM32F105 and STM32F107 lines Connectivity	STM32F101and STM32F103 lines XL density <sup>(2)</sup>	STM32F100 and STM32F102 lines	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>	
79				AES	
80				HASH_RNG	
81				FPU	
82				HASH and CRS	
83				I2C4_EV	
84				I2C4_ER	
85	NA			DCMI	
86				CAN2_TX	
87				CAN2_RX0	
88		CAN2_RX1			
89		CAN2_SCE			
90		DMA2D			
91				LCD-TFT	
92				LCD-TFT_ER	
93				GFXMMU	
94		DMAMUX1_OVR			
Color key:  = Same feature, but specification change or enhancement					
= Fea	= Feature not available (NA)				
= Differences					

On the STM32L4 Series / STM32L4+ Series devices on which the peripheral is not implemented, the interrupt is not applicable.

<sup>2.</sup> Flash memory density ranges between 768 Kbytes and 1 Mbyte.

# 4.5 Reset and clock control (RCC)

The main differences related to the RCC between STM32L4 Series / STM32L4+ Series and STM32F1 Series, are presented in *Table 11* below.

Table 11. RCC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

RCC	STM32F1 Series	STM32L4 Series / STM32L4+ Series
MSI	NA	<ul> <li>The MSI is a low-power oscillator with a programmable frequency of up to 48 MHz. It can replace the PLL as system clock (faster wakeup, lower consumption). It can be used as USB device clock (no need for external high-speed crystal oscillator).</li> <li>Multi speed RC factory and user trimmed (100 kHz, 200 kHz, 400 kHz, 800 kHz, 1 MHz, 2 MHz, 4 MHz (default value), 8 MHz, 16 MHz, 24 MHz, 32 MHz and 48 MHz).</li> <li>Auto calibration from LSE.</li> </ul>
HSI16	8 MHz RC factory and user trimmed.	16 MHz RC factory and user trimmed.
LSI	40 kHz RC.	<ul><li>32 kHz RC.</li><li>Lower consumption, higher accuracy (refer to product datasheet).</li></ul>
HSE	<ul> <li>Connectivity lines: (1)</li> <li>3 - 25 MHz.</li> <li>Other lines:</li> <li>4 - 16 MHz (up to 25 MHz in bypass mode).</li> </ul>	4 - 48 MHz.
HSI48	NA	<ul> <li>48 MHz RC Only for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx.</li> <li>Can drive USB Full Speed, SDMMC and RNG.</li> </ul>
LSE	<ul><li>32.768 kHz (up to 1 MHz in bypass mode).</li><li>Available in backup domain (VBAT).</li></ul>	<ul> <li>32.768 kHz (up to 1 MHz in bypass mode).</li> <li>Configurable drive/consumption.</li> <li>Available in backup domain (VBAT).</li> </ul>

Table 11. RCC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

RCC	STM32F1 Series	STM32L4 Series / STM32L4+ Series
PLL	<ul> <li>Connectivity lines:<sup>(1)</sup> 3 PLLs Main PLL sources: HSI/2, HSE, PLL2 (through divider) PLL2, PLL3 clocked by HSE through divider</li> <li>Other lines: 1 PLL The PLL sources are HSI, HSE.</li> </ul>	<ul> <li>Main PLL for system</li> <li>2 PLLs for SAI1/2, ADC, RNG, SDMMC and OTG FS clock. (for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx)</li> <li>1 PLL for SAI1, ADC, RNG, SDMMC, USB FS clock (for STM32L45xxx/46xxx and STM32L43xxx/44xxx)</li> <li>Each PLL can provide up to 3 independent outputs.</li> <li>The PLL sources are MSI, HSI16, HSE.</li> </ul>
System clock source	HSI, HSE or PLL.	MSI, HSI16, HSE or PLL.
System clock frequency	- Up to 72 MHz.  - 8 MHz after reset using HSI.	<ul><li>Up to 80 MHz or 120 for STM32L4+</li><li>Series.</li><li>4 MHz after reset using MSI.</li></ul>
AHB frequency	Up to 72 MHz.	Up to 80 MHz or 120 for STM32L4+ Series.
APB1 frequency	Up to 36 MHz.	Up to 80 MHz or 120 MHz for STM32L4+ Series.
APB2 frequency	Up to 72 MHz.	Up to 80 MHz or 120 MHz for STM32L4+ Series.
RTC clock source	LSI, LSE or HSE/128.	LSI, LSE or HSE/32.
MCO clock source	<ul> <li>MCO1 pin (PA8): (max 50 MHz)</li> <li>Connectivity lines: (1)</li> <li>HSI, HSE, SYSCLK, PLLCLK/2, PLL2, PLL3/2, XT1 ext 3-25 MHz, PLL3.</li> <li>Other lines:</li> <li>HSI, HSE, SYSCLK, PLLCLK/2.</li> </ul>	<ul> <li>MCO pin (PA8): SYSCLK, HSI16, HSE, PLLCLK, MSI, LSE, LSI or HSI48 (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L44xxx/43xxx and STM32L41xxx/42xxx).</li> <li>With configurable prescaler, 1, 2, 4, 8 or 16 for each output.</li> </ul>
css	<ul><li>CSS (clock security system).</li><li>CSS on HSE.</li></ul>	<ul><li>CSS (clock security system).</li><li>CSS on LSE.</li></ul>

AN4649 Peripheral migration

Table 11. RCC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

RCC	STM32F1 Series	STM32L4 Series / STM32L4+ Series		
Internal oscillator measurement / calibration	<ul> <li>LSE connected to TIM5 CH4 IC: can measure HSI with respect to LSE clock high precision.</li> <li>LSI connected to TIM5 CH4 IC: can measure LSI with respect to HSI or HSE clock precision.</li> <li>HSE connected to TIM11 CH1 IC: can measure HSE with respect to LSE/HSI clock.</li> </ul>	<ul> <li>LSE connected to TIM15 or TIM16 CH1 IC: can measure HSI16 or MSI with respect to LSE clock high precision.</li> <li>LSI connected to TIM16 CH1 IC: can measure LSI with respect to HSI16 or HSE clock precision.</li> <li>HSE/32 connected to TIM17 CH1 IC: can measure HSE with respect to LSE/HSI16 clock.</li> <li>MSI connected to TIM17 CH1 IC: can measure MSI with respect to HSI16/HSE clock .</li> <li>On STM32L45xxx/46xxx and STM32L43xxx/44xxx devices, HSE/32 and MSI connected to TIM16 CH1 IC.</li> </ul>		
Interrupt	<ul> <li>CSS (linked to NMI IRQ).</li> <li>LSIRDY, LSERDY, HSIRDY, HSERDY, PLLRDY (linked to RCC global IRQ).</li> </ul>	<ul> <li>CSS (linked to NMI IRQ).</li> <li>LSECSS, LSIRDY, LSERDY, HSIRDY, MSIRDY, HSERDY, PLLRDY, PLLSAI1RDY, PLLSAI2RDY (only on STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx) (linked to RCC global IRQ).</li> </ul>		
Color key:				
= New feature or new architecture (difference between STM32F1 and STM32L4)				
	= Same feature, but specification change or enhancement			
= Feature not available (NA)				
= Difference	= Differences.			

<sup>1.</sup> Connectivity = STM32F105xx and STM32F107xx lines.

In addition to the differences described in *Table 11*, the following additional adaptation steps may be needed for the migration:

- Maximum clock frequency versus Flash wait state
- Peripheral access configuration
- Peripheral clock configuration



AN4649 Rev 7 39/78

### 4.5.1 Performance versus V<sub>CORE</sub> ranges

In STM32L4 Series / STM32L4+ Series, the maximum CPU clock frequency and the maximum number of Flash memory wait state depend on the selected  $V_{CORE}$  voltage range.

Table 12. Performance versus V<sub>CORE</sub> ranges for STM32L4 Series and STM32L4+ Series

СРИ	Power	V <sub>CORE</sub>	V <sub>CORE</sub> Typical range value (V)		Ma	ax frequ	uency (I	MHz)	
performance	performance			5 WS	4 WS	3 WS	2 WS	1 WS	0 WS
		5	STM32L4 Se	eries					
High	Medium	1	1.2	-	80	64	48	32	16
Medium	High	2	1.0	-	26	26	18	12	6
	STM32L4+ Series								
High	Medium	1 boost mode	1.28	120	100	80	60	40	20
	1 normal mode		1.2	-	-	80	60	40	20
Medium	High	2	1.0	-	-	-	26	16	8

On STM32F1 Series, the maximum system-clock frequency and the maximum number of Flash memory wait-state are linked by the conditions below:

- Zero wait state, if 0 < HCLK ≤ 24 MHz</li>
- One wait state, if 24 MHz < HCLK ≤ 48 MHz</li>
- Two wait states, if 48 MHz < HCLK ≤ 72 MHz.

AN4649 Peripheral migration

#### 4.5.2 Peripheral access configuration

Since the address mapping of some peripherals has been changed in STM32L4 Series / STM32L4+ Series compared to STM32F1 Series, different registers need to be used to [enable/disable] or [enter/exit] the peripheral [clock] or [from reset mode].

Table 13. RCC registers used for peripheral access configuration for STM32F1 Series and STM32L4 Series / STM32L4+ Series

Bus	Register STM32F1 Series  Register STM32L4 Series / STM32L4+ Series		Comments		
	RCC_AHBRSTR	RCC_AHB1RSTR (AHB1) RCC_AHB2RSTR (AHB2) RCC_AHB3RSTR (AHB3)	Used to [enter/exit] the AHB peripheral from reset		
АНВ	RCC_AHBENR	RCC_AHB1ENR (AHB1) RCC_AHB2ENR (AHB2) RCC_AHB3ENR (AHB3)	Used to [enable/disable] the AHB peripheral clock		
	NA	RCC_AHB1SMENR (AHB1) RCC_AHB2SMENR (AHB2) RCC_AHB3SMENR (AHB3)	Used to [enable/disable] the AHB peripheral clock in Sleep mode		
	RCC_APB1RSTR	RCC_APB1RSTR1 RCC_APB1RSTR2	Used to [enter/exit] the APB1 peripheral from reset		
APB1	RCC_APB1ENR	RCC_APB1ENR1 RCC_APB1ENR2	Used to [enable/disable] the APB1 peripheral clock		
	NA	RCC_APB1SMENR1 RCC_APB1SMENR2	Used to [enable/disable] the APB1 peripheral clock in Sleep mode		
	RCC_APB2RSTR		Used to [enter/exit] the APB2 peripheral from reset		
APB2	RC	C_APB2ENR	Used to [enable/disable] the APB2 peripheral clock		
	NA	RCC_APB2SMENR	Used to [enable/disable] the APB2 peripheral clock in Sleep mode		
l	Color key:  = Feature not available (NA)				

The configuration to access a given peripheral involves:

- Identifying the bus to which the peripheral is connected (refer to *Table 8*)
- Selecting the right register according to the needed action (refer to Table 13).

The USART1 is connected to the APB2 bus. To enable the USART1 clock, the RCC\_APB2ENR register needs to be configured with the STM32Cube HAL driver RCC API:

HAL RCC USART1 CLK ENABLE();

To disable the USART1 clock during Sleep mode (to reduce power consumption) the RCC\_APB2SMENR register must be configured with the STM32Cube HAL driver RCC API:



AN4649 Rev 7 41/78

#### 4.5.3 Peripheral clock configuration

Some peripherals have a dedicated clock-source independent from the system clock, which is used to generate the clock required for their operation:

#### USB:

In STM32F1 Series, the USB 48 MHz clock is derived from the main PLL VCO output. In STM32L4 Series and STM32L4+ Series, the USB 48 MHz clock is derived from one of the following sources:

- Main PLL VCO (PLLUSB1CLK)
- PLLSAI1 VCO (PLLUSB2CLK)
- MSI clock (when the MSI clock is auto-trimmed with the LSE, it can be used by the USB OTG FS device)
- HSI48 internal oscillator (only on STM32L4+ Series, STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx).

#### SDIO/SDMMC:

In STM32F1 Series (except for connectivity devices), the SDIO AHB interface clock (SDIOCLK) is derived from the system clock and is equal to HLCK/2 (HCLK = AHB clock), while the SDIO adapter clock equals HCLK.

In STM32L4 Series and STM32L4+ Series, the SDMMC clock is derived from one of the following sources:

- Main PLL VCO (PLLUSB1CLK)
- PLLSAI1 VCO (PLLUSB2CLK)
- MSI clock
- HSI48 internal oscillator (only on STM32L49xxx/4Axxx, STM32L45xxx/46xxx and STM32L43xxx/44xxx).

#### • RTC:

In STM32F1 Series, the RTC clock is derived from one of the following sources: LSE clock, LSI clock or HSE divided by 128.

In STM32L4 Series and STM32L4+ Series, the RTC and the LCD glass clocks are derived from one of the three following sources: LSE clock, LSI clock, or HSE clock divided by 32. The PCLK frequency must always be greater than or equal to the RTC clock frequency.

#### • ADC:

In STM32F1 Series, the ADC clock is the PCLK2 clock divided by a programmable factor (2, 4, 6, 8). In STM32L4 Series and STM32L4+ Series, the input clock of the two ADCs (master and slave) can be selected between different clock sources (two for STM32L43xxx/44xxx, STM32L45xxx/46xxx and three for STM32L47xxx/48xxx):

Derived (selected by software) from system clock (SYSCLK), PLLSAI1 VCO<sup>(a)</sup> (PLLADC1CLK) or PLLSAI2 VCO<sup>(b)</sup> (PLLADC2CLK) (only on STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx). In this mode, a programmable divider factor can be selected (1, 2, ..., 256 according to bits PREC[3:0]).

42/78 AN4649 Rev 7

a. Not available on STM32L41xxx/42xxx, only STSCLK can be used on those devices.

b. PLLSAI2VCO (PLLADC2CLK) is a clock source only on STM32L49xxx/4Axxx and STM32L47xxx/48xxx.

AN4649 Peripheral migration

 Derived from the AHB clock of the ADC bus interface, divided by a programmable factor (1, 2 or 4). In this mode, a programmable divider factor can be selected (1, 2 or 4 according to bits CKMODE[1:0]). Refer to the STM32L4 Series and STM32L4+ Series reference manual for more details.

#### • DAC:

In STM32L4 Series and STM32L4+ Series in addition to the PCLK1 clock, the LSI clock is used for the sample and hold operation.

#### U(S)ARTs:

In STM32F1 Series, the U(S)ART clock is APB1 or APB2 clock, depending on which APB bus is mapped to the U(S)ART.

In STM32L4 Series and STM32L4+ Series, the U(S)ART clock is derived from one of the four following sources: system clock (SYSCLK), HSI16, LSE, APB1 or APB2 clock (depending on which APB bus is mapped to the U(S)ART).

Using a source clock independent from the system clock (example: HSI16) allows to change the system clock on the fly without the need to reconfigure U(S)ART peripheral baud rate prescalers.

#### I2Cs:

In STM32L4 Series and STM32L4+ Series, the I2C clock is derived from one of the three following sources: system clock (SYSCLK), HSI16 or APB1 (PCLK1).

Using a source clock independent from the system clock (example HSI16) allows to change the system clock on the fly without need to reconfigure I2C peripheral timing register.

#### I2S/SAI:

In STM32F1 Series, the I2S clocks are derived from one of the two following sources:

- SYSCLK (system clock)
- PLL3VCO (= 2x PLL3CLK) (only on connectivity devices).

In STM32L4 Series and STM32L4+ Series, the I2S peripherals are not available and replaced by SAIs.

For STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx, the SAI clocks are derived from one of the four following sources:

- An external clock mapped on SAI1 EXTCLK or SAI2 EXTCLK
- PLLSAI1 VCO (PLLSAI1CLK)
- PLLSAI2 VCO (PLLSAI2CLK)
- A main PLL VCO (PLLSAI3CLK)

For STM32L45xxx/46xxx and STM32L43xxx/44xxx devices, the SAI clocks are derived from one of the four following sources:

- An external clock mapped on SAI1\_EXTCLK for SAI1
- PLLSAI1 (P) divider output (PLLSAI1CLK)
- A main PLL (P) divider output (PLLSAI2CLK)
- HSI16 clock

#### IWDG:

In STM32F1 Series and STM32L4 Series / STM32L4+ Series, the IWDG clock is LSI.

#### Ethernet:

Ethernet clocks are not available on STM32L4 Series / STM32L4+ Series compared to STM32F1 Series (no Ethernet peripheral on STM32L4 Series / STM32L4+ Series).



AN4649 Rev 7 43/78

# 4.6 Power control (PWR)

In STM32L4 Series / STM32L4+ Series, the PWR controller presents some differences versus the one in STM32F1 Series. These differences are summarized in *Table 14*.

Table 14. PWR differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

PWR	STM32F1 Series	STM32L4 Series / STM32L4+ Series
	$V_{DD}$ = 2.0 to 3.6 V: external power supply for I/Os, Flash memory and internal regulator. It is provided externally through $V_{DD}$ pins.	V <sub>DD</sub> = 1.71 to 3.6 V: external power supply for I/Os and internal regulator. It is provided externally through V <sub>DD</sub> pins.
	<ul> <li>V<sub>CORE</sub> = 1.8 V</li> <li>V<sub>CORE</sub> is the power supply for digital peripherals, SRAM and Flash memory. It is generated by an internal voltage regulator.</li> <li>In Stop mode the regulator supplies low-power preserving contents of registers and SRAM.</li> </ul>	<ul> <li>V<sub>CORE</sub> = 1.0 to 1.28 V</li> <li>V<sub>CORE</sub> is the power supply for digital peripherals, SRAM and Flash memory. It is generated by an internal voltage regulator. Two V<sub>CORE</sub> ranges can be selected by software depending on target frequency.</li> </ul>
	$V_{\rm BAT}$ = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when $V_{\rm DD}$ is not present.	V <sub>BAT</sub> = 1.55 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V <sub>DD</sub> is not present.
Power supplies	V <sub>DD</sub> and V <sub>DDA</sub> must be at the same voltage value.	Independent power supplies ( $V_{DDA}$ , $V_{DDUSB}$ , $V_{DDIO2}$ ) allow to improve power consumption by running MCU at lower supply voltage than analog and USB.
	<ul> <li>V<sub>SSA</sub>, V<sub>DDA</sub>: 2.0 V to 3.6 V</li> <li>V<sub>DDA</sub> is the external analog power supply for A/D and D/A converters. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub> respectively.</li> </ul>	<ul> <li>V<sub>SSA</sub>, V<sub>DDA</sub> = 1.62 V (ADCs/COMPs) to 3.6 V 1.8 V (DAC/OPAMPs) to 3.6 V 2.4 V (VREFBUF) to 3.6 V</li> <li>V<sub>DDA</sub> is the external analog power supply for A/D and D/A converters, voltage reference buffer, operational amplifiers and comparators. The V<sub>DDA</sub> voltage level is independent from the V<sub>DD</sub> voltage.</li> </ul>
	NA	<ul> <li>V<sub>LCD</sub> = 2.5 to 3.6 V</li> <li>The LCD controller can be powered either externally through the V<sub>LCD</sub> pin or internally from an internal voltage generated by the embedded step-up converter.</li> </ul>
	<ul> <li>NA</li> <li>USB powered by V<sub>DD</sub>.</li> <li>V<sub>DD</sub> must be &gt; 3.0 V (or degraded electrical characteristic between 2.7 V to 3 V)</li> </ul>	<ul> <li>V<sub>DDUSB</sub> = 3.0 to 3.6 V</li> <li>V<sub>DDUSB</sub> is the external independent power supply for USB transceivers. The V<sub>DDUSB</sub> voltage level is independent from the V<sub>DD</sub> voltage.</li> </ul>



AN4649 Peripheral migration

Table 14. PWR differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

PWR	STM32F1 Series	STM32L4 Series / STM32L4+ Series
	<ul><li>N/A</li><li>No VDDIO2 supply on STM32F1 Series.</li></ul>	<ul> <li>V<sub>DDIO2</sub> = 1.08 V to 3.6 V</li> <li>V<sub>DDIO2</sub> is the external power supply for 14 I/Os (Port G[15:2]). The V<sub>DDIO2</sub> voltage level is independent from the V<sub>DD</sub> voltage. Not applicable for STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices.</li> </ul>
Power supplies (continuation)	NA	<ul> <li>Available only on SM32L4R9xx/4S9xx.</li> <li>V<sub>DDDSI</sub> is independent DSI power supply dedicated for the DSI regulator and the MIPI D-PHY. This supply must be connected to the global V<sub>DD</sub>.</li> </ul>
	NA	<ul> <li>Available only on SM32L4R9xx/4S9xx.</li> <li>V<sub>CAPDSI</sub> is the output of the DSI regulator (1.2 V) which must be connected externally to V<sub>DD12DSI</sub>.</li> </ul>
	NA	<ul> <li>Available only on SM32L4R9xx/4S9xx.</li> <li>V<sub>DD12DSI</sub> is used to supply the MIPI D-PHY, and to supply the clock and data lanes pins. An external capacitor of 2.2μF must be connected on the VDD12DSI pin.</li> </ul>
Battery backup domain	<ul><li>RTC with backup registers</li><li>LSE</li><li>PC13 to PC15 I/Os</li></ul>	<ul><li>RTC with backup registers</li><li>LSE</li><li>PC13 to PC15 I/Os</li><li>Data retention on SRAM2 during Standby</li></ul>
	<ul><li>Integrated POR / PDR circuitry</li><li>Programmable voltage detector (PVD)</li></ul>	- Integrated POR / PDR circuitry - Programmable voltage detector (PVD)
Power supply supervisor	NA	<ul> <li>Brownout reset (BOR)</li> <li>BOR is always enabled, except in Shutdown mode</li> <li>4 peripheral voltage monitoring (PVM):</li> <li>PVM1 for V<sub>DDUSB</sub></li> <li>PVM2 for V<sub>DDIO2</sub> (only for STM32L49xxx/4Axxx and STM32L47xxx/48xxx)</li> <li>PVM3 / PVM4 for V<sub>DDA</sub> (~1.65 V/ ~2.2 V)</li> </ul>



Table 14. PWR differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

PWR	STM32F1 Series	STM32L4 Series / STM32L4+ Series
		Sleep mode
	NA -	Low-power Run mode System clock is limited to 2 MHz. I2C and U(S)ART/LPUART can be clocked with HSI16 at 16 MHz. Consumption is reduced at lower frequency thanks to LP regulator usage.
Low-power		Low-power Sleep mode System clock is limited to 2 MHz. I2C and U(S)ART/LPUART can be clocked with HSI16 at 16 MHz. Consumption is reduced at lower frequency thanks to LP regulator usage.
modes	Stop mode (all clocks are stopped)	<ul><li>Stop0, Stop1 and Stop2 modes</li><li>Some additional functional peripherals (see wakeup source)</li></ul>
	Standby mode (V <sub>CORE</sub> domain powered off)	Standby mode (V <sub>CORE</sub> domain powered off) with new features:  - BOR is always ON  - SRAM2 content can be preserved  - Pull-up or pull-down can be applied on each I/O
		Shutdown mode (V <sub>CORE</sub> domain powered off and power monitoring off)
External SMPS	NA	<ul> <li>Support for external SMPS for high-power efficiency.</li> <li>Refer to AN4978.</li> </ul>
		Sleep mode al interrupt/wakeup event
	Stop mode  - Any EXTI line event/interrupt  - PVD, RTC	Stop0, Stop1 and Stop 2 modes  - Any EXTI line event/interrupt  - BOR, PVD, PVM, COMP, RTC, USB, IWDG, U(S)ART, LPUART, I2C, SWP, LPTIM, LCD
Wake-up sources	Standby mode  - WKUP pin (PA0) rising edge  - RTC event  - External reset in NRST pin  - IWDG reset	Standby mode  - Up to 5 WKUP pins rising or falling edge  - RTC event  - External reset in NRST pin  - IWDG reset
	NA	Shutdown mode  - Up to 5 WKUP pins rising or falling edge  - RTC event  - External reset in NRST pin



Table 14. PWR differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

PWR	STM32F1 Series	STM32L4 Series / STM32L4+ Series		
Wake-up	Wake-up from Stop  – HSI 16 MHz	Wake-up from Stop  – HSI16 16 MHz or MSI (all ranges up to 48 MHz) allowing 5 μs wakeup at high speed without waiting for PLL startup time.		
clocks	Wake-up from Standby  – HSI 16 MHz	Wake-up from Standby  – MSI (ranges from 1 to 8 MHz)		
	NA	Wake-up from Shutdown – MSI 4 MHz		
Configuration	-	In STM32L4 Series / STM32L4+ Series the registers are different: From two registers on STM32F1 Series to up to 25 registers in STM32L4 Series:  - 4 control registers  - 2 status registers  - 1 status clear register  - 2 registers per GPIO port (A,B, I) for controlling pull-up and pull-down Most configuration bits from STM32F1 Series can be found on STM32L4 Series / STM32L4+ Series (but sometime may have different programming mode)		
Color key:				
= New featu	= New feature or new architecture			
= Same fea	= Same feature, but specification change or enhancement			
= Feature n	= Feature not available (NA)			
= Difference	= Differences			



AN4649 Rev 7 47/78

### 4.7 Real-time clock (RTC)

The STM32L4 Series / STM32L4+ Series and the STM32F1 Series devices implement different RTC versions.

Table 15 shows the differences.

Table 15. RTC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

RTC	STM32F1 Series	STM32L4 Series / STM32L4+ Series			
Features	<ul> <li>32-bit programmable counter.</li> <li>Programmable prescaler (divider up to 2<sup>20</sup>).</li> <li>32-bit programmable Alarm register.</li> <li>Alarm interrupt, Second interrupt for periodic interrupt signal, Overflow interrupt.</li> </ul>	<ul> <li>Calendar with sub-seconds, seconds, minutes, hours, day, date, month, year.</li> <li>Programmable alarm with interrupt function. The alarm can be triggered by any combination of the calendar fields.</li> <li>Automatic wakeup unit.</li> <li>Includes 32 x 32 backup registers.</li> <li>Enhanced precision, digital calibration circuit (0.95ppm accuracy).</li> <li>Time-stamp for event saving.</li> <li>Tamper detection event.</li> </ul>			
Configuration	Registers are very different on STM32F1 S				
Color key:	Color key:				
= New feat	= New feature or new architecture				
= Difference	= Differences				

For more information about STM32L4 Series and STM32L4+ Series RTC features, refer to the RTC section of the STM32L4 Series and STM32L4+ Series reference manuals.

## 4.8 General-purpose I/O interface (GPIO)

The STM32L4 Series and STM32L4+ Series GPIO peripheral embeds identical features compared to the one on STM32F1 Series.

Minor adaptation of the code written for STM32F1 Series using the GPIO may be required on STM32L4 Series and STM32L4+ Series due to:

- Mapping of particular function on different GPIOs (see pinout difference in Section 2: Hardware migration.
- Alternate function selection differences (AFSELy[3:0] in registers GPIOx\_AFRL and GPIOx\_AFRH).

48/78 AN4649 Rev 7

AN4649 Peripheral migration

The main GPIO features are:

- GPIO mapped on AHB bus for better performance.
- I/O pin multiplexer and mapping: the pins are connected to on-chip peripherals/modules through a multiplexer that allows only one peripheral alternate function (AF) connected to an I/O pin at a time. In this way, no conflict can occur between peripherals sharing the same I/O pin.
- More possibilities and features for I/O configuration.

For more information about STM32L4 Series and STM32L4+ Series GPIO programming and usage, refer to the "I/O pin multiplexer and mapping" subsection in the GPIO section of the STM32L4 Series and STM32L4+ Series reference manuals. For a detailed description of the pinout and alternate function mapping, refer to the product datasheet.

# 4.9 Extended interrupts and events controller (EXTI) source selection

The external interrupt/event controller (EXTI) is very similar on STM32F1 Series and STM32L4 Series / STM32L4+ Series. *Table 16* shows the main differences.

Table 16. EXTI differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

EXTI	STM32F1 Series	STM32L4 Series / STM32L4+ Series		
Nb of event/interrupt lines	Up to 20 configurable lines (4 direct, 16 configurable)	Up to 41 lines:  - 12 direct, 26 configurable on STM32L4+ Series  - 15 direct, 26 configurable on STM32L49xxx/4Axxx  - 14 direct, 26 configurable on STM32L47xxx/48xxx  - 12 direct, 25 configurable on STM32L43xxx/44xxx and STM32L41xxx/42xxx		
Configuration	-	Registers are slightly different to cope with different number of interrupts		
Color key:  = Same feature, but specification change or enhancement				

### 4.10 Flash memory

*Table 17* presents the differences between the Flash memory interface of STM32F1 Series and STM32L4 Series / STM32L4+ Series.

STM32L4 Series / STM32L4+ Series instantiate a different FLASH module both in terms of architecture/technology and interface. Consequently the STM32L4 Series / STM32L4+ Series Flash programming procedures and registers are different from the STM32F1 Series



AN4649 Rev 7 49/78

ones. Any code written for the Flash memory interface in STM32F1 Series needs to be rewritten to run on STM32L4 Series / STM32L4+ Series.

For more information on programming, erasing and protection of the STM32L4 Series / STM32L4+ Series Flash memory, refer to the STM32L4 Series and STM32L4+ Series reference manuals.

Table 17. Flash differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

FLASH	STM32F1 Series	STM32L4 Series / STM32L4+ Series
	0x0800 0000 – up to 0x080F FFFF	<ul><li>0x0800 0000 to (up to) 0x080F FFFF</li><li>0x08000 0000 to (up to) 0x081F FFFF (only for STM32L4+ Series)</li></ul>
Main/Program memory	For XL-density devices:  - Up to 1 Mbyte  - Split in 2 banks  - Each bank: 256 pages of 2 Kbytes  - Each page: 8 rows of 256 bytes (other devices have smaller memory size and only 1 bank, see RM0008 for details)  Programming granularity: 16-bit Read granularity: 128-bit	For STM32L4+ Series devices:  - Up to 2 Mbytes  - Split in 2 banks  - When dual bank is enabled:     Each bank: 256 pages of 4 Kbytes     Each page: 8 rows of 512 bytes  - When dual bank is disabled     Memory block contains 256 pages of     8 Kbytes     Each page: 8 rows of 1024 bytes For STM32L49xxx/4Axxx and STM32L47xxx/48xxx:  - Up to 1 Mbyte  - Split in 2 banks  - Each bank: 256 pages of 2 Kbytes  - Each page: 8 rows of 256 bytes For STM32L45xxx/46xxx:  - Up to 512 Kbytes  - 1 bank  - 256 pages of 2 Kbytes  - Each page: 8 rows of 256 bytes For STM32L43xxx/44xxx:  - Up to 256 Kbytes  - 1 bank  - 128 pages of 2 Kbytes  - Each page: 8 rows of 256 bytes For STM32L41xxx/42xxx:  - Up to 128 Kbytes  - 1 bank  - 64 pages of 2 Kbytes  - Each page: 8 rows of 256 bytes For STM32L41xxx/42xxx:  - Up to 128 Kbytes  - 1 bank  - 64 pages of 2 Kbytes  - Each page: 8 rows of 256 bytes  Programming and read granularity: 72-bit (incl 8 ECC bits)

Table 17. Flash differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

FLASH	STM32F1 Series	STM32L4 Series / STM32L4+ Series
	For XL-density device:  - Read while write (RWW)  - Dual bank boot	<ul> <li>Read while write (RWW)</li> <li>Dual bank boot (only for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx)</li> </ul>
Features	NA	<ul> <li>ECC</li> <li>Flash Empty check (only for STM32L49xxx/4Axxx, STM32L4+ Series STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)</li> </ul>
Wait state	Up to 2 (depending on the frequency)	Up to 5 (depending on the core voltage and frequency)
ART Accelerator™		Allowing 0 wait state when executing from the cache.
One time programmable (OTP)	NA	1 Kbyte (bank1)
Flash interface (FLITF)	<ul> <li>Read interface with prefetch buffer (2 x 64-bit)</li> <li>Option byte loader</li> <li>Flash program / erase operation</li> <li>Read / write protection</li> </ul>	<ul> <li>Flash memory read operations</li> <li>Option byte loader</li> <li>Flash program / erase operations</li> <li>Read protection by option byte</li> <li>2 write protection areas per bank</li> <li>1 proprietary read protection area per bank</li> <li>Prefetch on ICODE</li> <li>Instruction cache: (1 Kbyte RAM)</li> <li>Data cache: (256 bytes RAM)</li> <li>Error code correction: 8 bits for 64-bit</li> <li>low-power mode</li> </ul>
Erase granularity	Page erase (1 or 2 Kbytes) and mass erase.	Page erase (2 Kbytes), bank erase and mass erase (all banks)
Read protection (RDP)	<ul> <li>No protection: RDP = 0x00A5, nRDP = 0xFF5A</li> <li>Protection: RDP = 0xFF = nRDP</li> </ul>	<ul> <li>Level 0 no protection</li> <li>RDP = 0xAA</li> <li>Level 1 memory protection</li> <li>RDP ≠ (Level 2 &amp; Level 0)</li> <li>Level 2 RDP = 0xCC<sup>(1)</sup></li> </ul>
Proprietary code readout protection (PCROP)	NA	<ul> <li>1 PCROP area per bank</li> <li>Granularity: 64 bits</li> <li>PCROP_RDP option: PCROP area preserved when RDP level decreased.</li> <li>For STM32L4+ Series: Dual bank: 1 PCROP area per bank Single bank: 2 PCROP area</li> </ul>



Table 17. Flash differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

FLASH	STM32F1 Series (COI	STM32L4 Series / STM32L4+ Series
Write protection (WRP)	Granularity:  - Low, medium density devices: 4 pages  - Other devices: 2 pages from page 0 to 61 Remaining pages from page 62 as a whole	<ul> <li>2 write protection areas per bank</li> <li>Granularity: 2 Kbytes</li> <li>For STM32L4+ Series:     Dual bank: 2 areas per bank     Single bank: 4 areas</li> </ul>
	nRST_STOP	nRST_STOP
	nRST_STDBY	nRST_STDBY
	NA	nRST_SHDW
	WDG_SW	IWDG_SW
		IWDG_STOP, IWDG_STDBY
	NA	WWDG_SW
		BOR_LEV[2:0]
	BFB2 (for XL-density devices only)	BFB2 (except for STM32L45xxx/46xxx and STM32L43xxx/44xxx devices)
	NA	nBOOT1
		SRAM2_RST, SRAM2_PE
User option bytes		DUAL BANK (except for STM32L4+ Series, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices)
		nBOOT0 (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices)
		nSWBOOT0 (for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices)
		DBANK (for STM32L4+ Series)
		DB1M (for STM32L4+ Series)
Color key:  = New feature or new architecture		
= Same feature, but specification change or enhancement		
= Feature not available (NA)		
= Differences		

Memory read protection Level 2 is an irreversible operation. When Level 2 is activated, the level of protection cannot be decreased to Level 0 or Level 1.



AN4649 Peripheral migration

# 4.11 Universal synchronous asynchronous receiver transmitter (U(S)ART)

STM32L4 Series / STM32L4+ Series implement several new features on the U(S)ART compared to STM32F1 Series.

Table 18 shows the differences.

Table 18. U(S)ART differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

U(S)ART	STM32F1 Series	STM32L4 Series / STM32L4+ Series
Instances	- Up to 3 x USART - Up to 2 x UART	<ul> <li>3 x USART</li> <li>2 x UART for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx</li> <li>1 x UART for STM32L45xxx/46xxx</li> <li>1 x LPUART</li> </ul>
Baud rate	Up to 4.5 Mbit/s	Up to 10 Mbit/s (when the clock frequency is 80 MHz and oversampling is by 8)
Clock	Single clock domain	Dual clock domain allowing:  - UART functionality and wakeup from stop mode  - Convenient baud rate programming independent from the PCLK reprogramming
Data	Word length: Programmable (8 or 9 bits)	<ul> <li>Word length: Programmable (7, 8 or 9 bits)</li> <li>Programmable data order with MSB-first or LSB-first shifting</li> </ul>
Interrupt	11 interrupt sources with flags	<ul><li>14 interrupt sources with flags</li><li>23 interrupt sources with flags for STM32L4+ Series</li></ul>

Table 18. U(S)ART differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

U(S)ART	STM32F1 Series	STM32L4 Series / STM32L4+ Series	
	<ul> <li>Hardware flow control (CTS/RTS)</li> <li>Continuous communication using DMA</li> <li>Multiprocessor communication</li> <li>Single-wire half-duplex communication</li> <li>IrDA SIR ENDEC block</li> <li>LIN mode</li> <li>SPI Master</li> </ul>		
	<ul> <li>Smartcard mode T = 0 and T = 1 is to be implemented by software</li> </ul>	<ul> <li>Smartcard mode T = 0 and T = 1 supported (features are added to support T = 1 such as receiver timeout, block length, end of block detection, binary data inversion, etc)</li> </ul>	
	- Number of stop bits: 0.5, 1, 1.5, 2	- Number of stop bits: 1, 1.5, 2	
Features	NA	<ul> <li>Wakeup from STOP mode         (Start Bit, Received Byte, Address match)</li> <li>Support for ModBus communication Timeout feature         CR/LF character recognition</li> <li>Receiver timeout interrupt</li> <li>Auto baud rate detection</li> <li>Driver Enable</li> <li>Swappable Tx/Rx pin configuration</li> <li>LPUART does not support Synchronous mode (SPI Master), Smartcard mode, IrDA, LIN, ModBus, Receiver timeout interrupt, Auto baud rate detection.</li> <li>Two internal FIFOs for transmit and receive data (for STM32L4+ Series)</li> <li>SPI slave (for STM32L4+ Series)</li> </ul>	
Configuration	-	STM32F1 Series registers and associated bits are not identical in STM32L4 Series / STM32L4+ Series.  Refer to STM32L4 Series and STM32L4+ Series reference manuals for details	
Color key:			
= New feature or new architecture			
	= Same feature, but specification change or enhancement		
= Feature not available (NA) = Differences			



# 4.12 Inter-integrated circuit (I2C) interface

The STM32L4 Series / STM32L4+ Series and the STM32F1 Series implement almost the same I2C peripheral.

Table 19 shows the differences.

Table 19. I2C differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

I2C	STM32F1 Series	STM32L4 Series / STM32L4+ Series
Instances	x2	<ul> <li>x3 for STM32L47xxx/48xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx</li> <li>x4 for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L45xxx/46xxx</li> </ul>
Features	<ul> <li>7-bit and 10-bit addressing mode</li> <li>SMBus</li> <li>Standard mode (Sm, up to 100 kHz)</li> <li>Fast mode (Fm, up to 400 kHz)</li> </ul>	
	NA	<ul><li>Fast mode Plus (Fm+, up to 1 MHz)</li><li>Independent clock</li><li>Wakeup from STOP on address match</li></ul>
Configuration	-	Register configuration is very different on STM32F1 Series and STM32L4 Series / STM32L4+ Series. Refer to STM32L4 Series and STM32L4+ Series reference manuals for details
Color key:		
= New feature or new architecture		
= Same feature, but specification change or enhancement		
= Feature not available (NA)		
= Differences		



AN4649 Rev 7 55/78

# 4.13 Serial peripheral interface (SPI) / IC to IC sound (I2S) / Serial audio interface (SAI)

STM32L4 Series / STM32L4+ Series and STM32F1 Series implement almost the same features on SPI (apart from I2S).

Table 20 shows the differences.

Table 20. SPI differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

SPI	STM32F1 Series	STM32L4 Series / STM32L4+ Series
Instances	x3 (up to)	- x3 - x2 for STM32L41xxx/42xxx
Features	SPI + I2S	I2S feature is not supported by SPI on STM32L4 Series / STM32L4+ Series. SAI interfaces are available instead:  - x2 for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx  - x1 for STM32L45xxx/46xxx and STM32L43xxx/44xxx
Data size	Fixed, configurable to 8 or 16 bits	Programmable from 4 to 16 bits
Data buffer	Tx & Rx 16-bit buffers (single data frame)	32-bit Tx & Rx FIFOs (up to 4 data frames)
Data packing	No (16-bit access only)	Yes (8-,16- or 32-bit data access, programmable FIFOs data thresholds)
Mode	SPI Motorola mode	<ul><li>SPI TI mode</li><li>SPI Motorola mode</li><li>NSSP mode</li></ul>
Speed	Up to 36 Mbit/s (core at 72 MHz)	Up to 40 Mbit/s (core at 80 Mhz)
Configuration	-	The data size and Tx/Rx flow handling are different on STM32F1 Series and STM32L4 Series / STM32L4+ Series, hence requiring different SW sequence.
Color key:		
= New feature or new architecture		
= Same feature, but specification change or enhancement = Differences		



### Migrating from I2S to SAI:

STM32L4 Series / STM32L4+ Series do not include the I2S interface part of the SPI peripheral, but it includes two serial audio interfaces (SAI) instead.

Table 21 shows the main differences between I2S and SAI.

Table 21. I2S/SAI differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

I2S/SAI	STM32F1 Series (I2S)	STM32L4 Series / STM32L4+ Series (SAI)
Instances	x3	<ul> <li>x2 (SAI1, SAI2) for STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx</li> <li>x1 (SAI1) for STM32L45xxx/46xxx and STM32L43xxx/44xxx</li> </ul>
	Half-duplex communication	Two independent audio sub-blocks (per SAI) which can be transmitters or receivers with their respective FIFO
Features	Master or slave operations	<ul> <li>Synchronous or asynchronous mode between the audio sub-blocks.</li> <li>Possible synchronization between multiple SAIs</li> <li>Master or slave configuration independent for both audio sub-blocks</li> </ul>
	8-bit programmable linear pre-scaler to reach accurate audio sample frequencies (from 8 kHz to 192 kHz)	Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode
	- Data format may be 16, 24 or 32 bits - Data direction is always MSB first	<ul> <li>Data size configurable:</li> <li>8-, 10-, 16-, 20-, 24-, 32-bit.</li> <li>First active bit position in the slot is configurable.</li> <li>LSB first or MSB first for data transfer</li> </ul>
	Channel Length is fixed to 16 bits (16-bit data size) or 32 bits (16-, 24- or 32-bit data size) by audio channel	<ul> <li>Up to 16 slots available with configurable size</li> <li>Number of bits by frame can be configurable</li> <li>Frame synchronization active level configurable (offset, bit length, level)</li> <li>Stereo/mono audio frame capability</li> </ul>
	Programmable clock polarity (steady state)	Communication clock strobing edge configurable (SCK)
	16-bit register for transmission and reception with one data register for both channel sides	8-word integrated FIFOs for each audio sub-block. (facilitating interrupt mode)



Table 21. I2S/SAI differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

I2S/SAI	STM32F1 Series (I2S)	STM32L4 Series / STM32L4+ Series (SAI)
	Supported I2S protocols:  - I2S Philips standard  - MSB-justified standard (left-justified)  - LSB-justified standard (right-justified)  - PCM standard (with short and long frame synchronization on 16-bit channel frame or 16-bit data frame extended to 32-bit channel frame)	Audio protocols:  - I2S, LSB or MSB-justified, PCM/DSP, TDM (up to 16 channels), AC'97  - SPDIF output  - Mute mode  - PDM interface (for STM32L4Rxxx/L4Sxxx)
	DMA capability for transmission and reception (16-bit wide)	2-channel DMA interface
Features (continuation) Master clock may be output to drive an external audio component. Ratio is fixed $256 \times F_S$ (where $F_S$ is the audio sampling frequency)		
	Interruption sources when enabled:  – Errors  – Tx Buffer Empty, Rx Buffer not Empty	Interruption sources when enabled:  – Errors  – FIFO requests
	Error flags with associated interrupts if enabled respectively  Overrun and underrun detection  Anticipated frame synchronization signal detection in slave mode  Late frame synchronization signal detection in slave mode	Same as the STM32F1 Series + protection against misalignment in case of underrun and overrun
Configuration	-	<ul> <li>There is no compatibility between STM32F1 Series I2S and STM32L4 Series / STM32L4+ Series SAI</li> <li>The user has to configure the SAI interface for the target protocol. Refer to STM32L4 Series and STM32L4+ Series reference manuals for details</li> </ul>
Color key:		
= New feature or new architecture		
= Same feature, but specification change or enhancement = Differences		

The SAI peripheral improves robustness of communication in Slave mode compared to I2S peripheral (in case of data clock glitch for example)

In master mode, while migrating an application from STM32F1 Series to STM32L4 Series / STM32L4+ Series, the user must review the possible master clock (MCLK), data bit clock (SCK) and frame synchronization (FS) frequency reachable using the STM32L4 Series / STM32L4+ Series PLL multiplication factors. The SAI internal clock divider for a given external oscillator can be different from the STM32F1 Series I2S.

58/78 AN4649 Rev 7

In STM32L4 Series / STM32L4+ Series, the SAI1 and SAI2 input clocks are derived (selected by software) from one of the following sources:

- For STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx:
  - an external clock mapped on SAI1 EXTCLK for SAI1 and SAI2 EXTCLK for SAI2
  - PLLSAI1 (P) divider output (PLLSAI1CLK)
  - PLLSAI2 (P) divider output (PLLSAI2CLK)
  - main PLL (P) divider output (PLLSAI3CLK)
- For STM32L45xxx/46xxx and STM32L43xxx/44xxx devices:
  - an external clock mapped on SAI1 EXTCLK for SAI1
  - PLLSAI1 (P) divider output (PLLSAI1CLK)
  - main PLL (P) divider output (PLLSAI2CLK)
  - HSI16 clock

When the clock is derived from one of the internal PLLs, the three PLL inputs are either HSI16, HSE or MSI (between 4 and 48 MHz) divided by a programmable factor PLLM (from 1 to 8 (or from 1 to 16 for STM32L4+ Series)).

For STM32L4+ Series, when the clock is derived from one of the internal PLL, the three PLL inputs are either HSI16, HSE or MSI divided by its own programmable factor (PLLM, PLLSAI1M and PLLSAI2M) (from 1 to 16).

This input is then multiplied by PLLN (from 8 to 86 (or from 8 to 127 for STM32L4+ Series)) to reach the PLL VCO frequency, which must be between 64 and 344 MHz.

It is finally divided by PLLP to provide the input clock of SAI (max. 80 MHz (or 120 MHz for STM32L4+ Series)):

- 7 or 17 on STM32L47xxx/48xxx
- [2...31] on STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx and STM32L43xxx/44xxx

When the master clock MCLK is used by the external slave audio peripheral, the PLL output is divided by the SAI internal master clock divider factor (1, 2, 4, 6, 8, ..., 30) to provide the master clock (MCLK). The data bit clock is then derived from MCLK the following the formula:

$$SCK = MCLK \times (FRL + 1) / 256$$

#### Where:

- FRL is the number of bit clock cycles 1 in the audio frame (0 to 255).
- (FRL+ 1) must be a power of 2 higher or equal to 8.
- (FRL + 1) = 8, 16, 32, 64, 128, 256.

The SCK can also be directly connected to the input clock of the SAI when MCLK output is not needed.

The frame synchronization (FS) frequency is always MCLK / 256.



AN4649 Rev 7 59/78

*Figure 7* shows the clock generation scheme in the STM32L4 Series / STM32L4+ Series. Refer to the STM32L4 Series / STM32L4+ Series reference manuals for more details.

SAI audio sub-block B (only on STM32L47xxx/48xxx and STM32L49/4Axxx devices) FS B 256 ➤ MCLK\_B 1,2,4,6,8, From external clock source 10,..,30 256/ From 3 possible similar [8,16,32,64, ➤ SCK\_B 128,256] PLL (M) (N) (P) HSI SAI audio sub-block A **HSE** [8:86] 7,17 or [1:8] MSI FS\_A [2..31] 256 ► MCLK\_A 1,2,4,6,8, 10,..,30 256/ [8,16,32,64, 4 - 4864 - 34480 SCK\_A 128,256] MHz MHz max MS39860V6

Figure 7. STM32L4 Series / STM32L4+ Series clock generation for SAI Master mode (when MCLK is required)

### 4.14 Cyclic redundancy check calculation unit (CRC)

The CRC is very similar in STM32F1 Series and STM32L4 Series / STM32L4+ Series. *Table 22* shows the differences.

Table 22. CRC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

CRC	STM32F1 Series	STM32L4 Series / STM32L4+ Series
	<ul> <li>Single input/output 32-bit data register</li> <li>CRC computation done in 4 AHB clock</li> <li>General-purpose 8-bit register (can be under the computation)</li> </ul>	
Features	<ul> <li>Uses CRC-32 (Ethernet) polynomial: 0x4C11DB7</li> <li>Handles 32-bit data size</li> </ul>	<ul> <li>Fully programmable polynomial with programmable size (7-, 8-, 16-, 32-bit)</li> <li>Handles 8-,16-, 32-bit data size</li> <li>Programmable CRC initial value</li> <li>Input buffer to avoid bus stall during calculation</li> <li>Reversibility option on I/O data</li> </ul>

AN4649 Peripheral migration

Table 22. CRC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

(001100)		
CRC	STM32F1 Series	STM32L4 Series / STM32L4+ Series
		<ul> <li>Configuration registers on STM32F1</li> <li>Series are identical on STM32L4</li> <li>Series / STM32L4+ Series</li> </ul>
Configuration	-	<ul> <li>STM32L4 Series / STM32L4+ Series includes additional registers for new features</li> </ul>
		<ul> <li>Refer to the STM32L4 Series and STM32L4+ Series reference manuals for details</li> </ul>
Color key:		
= New feature or new architecture		

# 4.15 Controller area network (bxCAN)

STM32L4 Series and STM32L4+ Series implement the same bxCAN as STM32F1 Series.

Table 23. bxCAN differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

bxCAN	STM32F1 Series	STM32L4 Series /S TM32L4+ Series
Instances	x2 (up to)	<ul><li>x1 on STM32L4+ Series, STM32L47xxx/48xxx, STM32L45xxx/46xxx and STM32L43xxx/44xxx</li><li>x2 on STM32L49xxx/4Axxx</li></ul>
Features	<ul> <li>Supports CAN protocol version 2.0 A, B</li> <li>Bit rates up to 1 Mbit/s</li> <li>Supports the time triggered communica</li> <li>Tx: 3 transmit mailboxes, configurable p</li> <li>Rx: 2 receive FIFOs with 3 stages, scalar FIFO overrun, time stamp on SOF receive</li> <li>Time-triggered communication option:         <ul> <li>Disable automatic retransmission mode 16-bit free running timer</li> <li>Time Stamp sent in last two data bytes</li> </ul> </li> <li>Management Maskable interrupts</li> <li>Software-efficient mailbox mapping at a</li> </ul>	tion option oriority, time stamp on SOF transmission able filter banks, identifier list, configurable otion
	Dual CAN (connectivity line only)	Dual CAN (only on STM32L49xxx/4Axxx)

Table 23. bxCAN differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

bxCAN	STM32F1 Series	STM32L4 Series /S TM32L4+ Series
Configuration	-	<ul> <li>Configuration registers on STM32F1         Series are identical than the ones on         STM32L4 Series / STM32L4+ Series</li> <li>Refer to the STM32L4 Series and         STM32L4+ Series reference manuals         for details</li> </ul>
Color key:		
= Same feature, but specification change or enhancement		

### 4.16 USB on-the-go full-speed (USB OTG FS)

The STM32L4+ Series, STM32L49xxx/4Axxx, STM32L47xxx/48xxx, STM32F105xx and STM32F107xx devices implement very similar USB OTG FS peripherals.

The STM32L45xxx/46xxx, STM32L43xxx/44xxx, STM32L41xxx/42xxx, STM32F102xx and STM32F103xx devices implement only a USB FS device interface.

On the STM32L4+ Series, STM32L49xxx/4Axxx, STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx devices, a clock recovery system (CRS) block is included. It can provide a precise clock to the USB peripheral:

- When using USB device mode, the CRS allows crystal-less USB operation.
- When using USB host mode, the CRS allows low frequency crystal (32.768 kHz) USB operation.

Most features supported by STM32F1 Series are also supported by STM32L4 Series / STM32L4+ Series. *Table 24* and *Table 25* show the differences.

Table 24. USB OTG FS differences between STM32F1 Series and STM32L4 Series/ STM32L4+ Series

USB	STM32F105xx and STM32F107xx	STM32L4+ Series, STM32L49xxx/4Axxx and STM32L47xxx/48xxx		
	- Universal Serial Bus Revision 2.0			
	<ul> <li>Full support for the USB On-The-Go (</li> </ul>	(USB OTG)		
Features	FS mode:  - 1 bidirectional control endpoint  - 3 IN endpoints (Bulk, Interrupt, Isochronous)  - 3 OUT endpoints (Bulk, Interrupt, Isochronous)	FS mode:  - 1 bidirectional control endpoint  - 5 IN endpoints (Bulk, Interrupt, Isochronous)  - 5 OUT endpoints (Bulk, Interrupt, Isochronous)		
	USB internal connect/disconnect feature D + (USB_DP) line	e with an internal pull-up resistor on the USB		
	_	<ul><li>Attach detection protocol (ADP)</li><li>Battery charging detection (BCD)</li></ul>		
		Independent V <sub>DDUSB</sub> power supply allowing lower V <sub>DDCORE</sub> while using USB		
Mapping	АНВ	AHB2		
Buffer memory	<ul><li>1.25 Kbytes data FIFOs</li><li>Management of up to 4 Tx FIFOs (1 for each IN end point) + 1 Rx FIFO.</li></ul>	<ul><li>1.25 Kbytes data FIFOs</li><li>Management of up to 6 Tx FIFOs (1 for each IN end point) + 1 Rx FIFO</li></ul>		
Low-power modes	USB suspend and resume	<ul><li>USB suspend and resume</li><li>Link power management (LPM) support</li></ul>		
Configuration	-	<ul> <li>In STM32L4 Series / STM32L4+ Series the registers are different.</li> <li>Refer to the STM32L4 Series and STM32L4+ Series reference manuals for details.</li> </ul>		
Color key:				
= New feature or new architecture				
= Same fea	= Same feature, but specification change or enhancement			
= Differences				



AN4649 Rev 7 63/78

Table 25. USB FS differences between STM32F1 Series and STM32L4 Series

USB	STM32F102xx and STM32F103xx	STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx	
	Universal serial bus revision 2.0.	Universal serial bus revision 2.0, including link power management (LPM) support	
Features	<ul> <li>Configurable number of endpoints from 1 to 8</li> <li>Cyclic redundancy check (CRC) generation/checking, Non-return-to-zero Inverted (NRZI) encoding/decoding and bit-stuffing</li> <li>Isochronous transfers support</li> <li>Double-buffered bulk/isochronous endpoint support</li> <li>USB Suspend/Resume operations</li> <li>Frame locked clock pulse generation</li> </ul>		
	NA	<ul> <li>Attach detection protocol (ADP)</li> <li>Battery charging detection (BCD)</li> <li>USB connect / disconnect capability (controllable embedded pull-up resistor on USB_DP line)</li> </ul>	
		Independent V <sub>DDUSB</sub> power supply allowing lower V <sub>DDCORE</sub> while using USB	
Mapping	APB1	APB1	
Buffer memory	<ul> <li>512 bytes (endpoint buffers and buffer descriptors structure)</li> <li>Shared with bxCAN interface (cannot use both CAN and USB FS simultaneously)</li> </ul>	1024 bytes of dedicated packet buffer memory SRAM	
Low-power modes	USB suspend and resume	<ul><li>USB suspend and resume</li><li>Link power management (LPM) support</li></ul>	
Configuration	-	<ul> <li>In STM32L4 Series the registers are different.</li> <li>Refer to the STM32L4 Series reference manuals for details.</li> </ul>	
Color key:			
= New feature or new architecture			
= Same feature, but specification change or enhancement			
= Feature not available (NA) = Differences			

AN4649 Peripheral migration

# 4.17 Flexible static memory controller (FMC/FSMC)

STM32L4 Series / STM32L4+ Series implement a flexible static memory controller (FSMC, also named FMC) which is very similar to the one in STM32F1 Series.

Table 26 shows the differences.

Table 26. FMC/FSMC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

FMC/FSMC	STM32F1 Series	STM32L4 Series / STM32L4+ Series	
Features	Interfaces with static memory-mapped devices including:  - Static random access memory (SRAM)  - NOR Flash memory  - PSRAM (4 memory sub-banks in bank1)  - OneNAND Flash memory		
NOR Flash	8-, 16-, 32-bit SRAM and ROM	8-, 16-bit SRAM and ROM	
NAND Flash	2 banks of NAND Flash (bank2, bank 3)	1 bank of NAND Flash (bank 3)	
	With ECC hardware checking up to	8 Kbytes of data	
PC card	16-bit PC Card compatible devices	NA	
FIFO	Write Data FIFO, 2 word long	<ul> <li>Write FIFO 16x32-bit length (Data + Address)</li> <li>Write FIFO can be disabled (only on STM32L4+ Series and STM32L49xxx/4Axxx)</li> </ul>	
	NA	<ul> <li>Programmable continuous clock (FMC_CLK) output for asynchronous and synchronous accesses</li> <li>Programmable data hold timing (for STM32L4Rxxx/Sxxx)</li> </ul>	
Various	<ul> <li>Programmable timings (wait states, bus turnaround cycles, output enable and write enable delays, independent read and write timings)</li> <li>Burst mode access to synchronous devices (NOR Flash/PSRAM)</li> <li>8- or 16-bit wide databus</li> <li>Translation of 32-bit AHB transaction into 16- or 8-bit accesses to external devices</li> <li>Independent Chip Select control for each memory bank</li> <li>Independent configuration for each memory bank</li> <li>Write-enable and byte lane select outputs for use with PSRAM and SRAM</li> </ul>		

Table 26. FMC/FSMC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

FMC	C/FSMC	STM32F1 Series	STM32L4 Series / STM32L4+ Series	
BANK1 4x64 Mbytes		<ul><li>NOR/PSRAM/SRAM 1</li><li>NOR/PSRAM/SRAM 2</li><li>NOR/PSRAM/SRAM 3</li><li>NOR/PSRAM/SRAM 4</li></ul>		
FMC Bank memory mapping	BANK2 4x64 Mbytes	NAND Flash memory	Reserved	
9	BANK3 4x64 Mbytes	NAND Flash memory	NAND Flash memory	
	BANK4 4x64 Mbytes	PC Card	Reserved	
Configuration		-	Configuration registers on STM32L4 Series / STM32L4+ Series are identical to STM32F1 Series with the exception of the following additional bits in FMC_BCRx registers on STM32L4 Series / STM32L4+ Series to support new features:  WFDIS: write FIFO Disable  CCLKEN: Continuous Clock enable Refer to STM32L4 Series and STM32L4+ Series reference manuals for more details.	
Color key:	Color key:			
	= New feature or new architecture			
	ure not available	e (NA)		
= Differ	rences			

# 4.18 Analog-to-digital converters (ADC)

*Table 27* presents the differences between the ADC peripheral of STM32F1 Series and the one in STM32L4 Series / STM32L4+ Series. The main differences are a new digital interface and new architecture/features.

Table 27. ADC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

ADC	STM32F	1 Series	STM32L4 Series /	STM32L4+ Series <sup>(1)</sup>
ADC type		SAR s	tructure	
Instances			<ul> <li>3 instances (STM: STM32L47xxx/48</li> <li>2 instances (STM: 1 instance (STM3 STM32L45xxx/46 STM32L43xxx/44</li> </ul>	32L41xxx/42xxx) 2L4+ Series, xxx and
Max sampling frequency	Up to 2 Msps in inte STM32F105xx and		<ul><li>5.1 Msps (Fast ch</li><li>4.8 Msps (Slow cl</li></ul>	· · · · · · · · · · · · · · · · · · ·
Number of channels	Up to 21 channels (f STM32F103xC/D/E/		Up to 19 channels p	er ADC
Resolution	12-bit		12-bit + digital overs	sampling up to 16 bits
Conversion modes	Single / continuous / scan / discontinuous		<ul><li>Single / continuou discontinuous</li><li>Dual mode</li></ul>	ıs / scan /
DMA		Y	es	
External trigger	External event for regular group:  For ADC1/ADC2: TIM1 CC1 TIM1 CC2 TIM1 CC3 TIM2 CC2 TIM3 TRGO TIM4 CC4 EXTI line 11 TIM8_TRGO SWSTART  For ADC3: TIM2_CC3 TIM2_CC3 TIM1_CC3 TIM1_CC3 TIM1_CC3 TIM1_CC3 TIM5_CC1 TIM8_TRGO TIM5_CC1 TIM5_CC1 TIM5_CC3 SWSTART	External event for injected group:  For ADC1/ADC2: TIM1_TRGO TIM1_CC4 TIM2_TRGO TIM2_CC1 TIM3_CC4 TIM4_TRGO EXTI line 15 TIM8_CC4  For ADC3: TIM1_CC4 TIM1_TRGO TIM4_CC3 TIM4_CC3 TIM4_CC3 TIM8_CC4 TIM5_TRGO TIM5_TRGO TIM5_TRGO TIM5_TRGO	External event for regular group: TIM1 CC1 TIM1 CC2 TIM1 CC3 TIM2 CC2 TIM3 TRG0 TIM4 CC4 EXTI line 11 TIM8_TRG0 TIM8_TRG02 TIM1_TRG02 TIM1_TRG02 TIM1_TRG0 TIM4_TRG0 TIM4_TRG0 TIM4_TRG0 TIM4_TRG0 TIM6_TRG0 TIM15_TRG0 TIM15_TRG0 TIM15_TRG0 TIM15_TRG0	External event for injected group: TIM1 TRGO TIM1 CC4 TIM2 TRGO TIM2 CC1 TIM3 CC4 TIM4 TRGO EXTI line15 TIM8_CC4 TIM1_TRGO2 TIM8_TRGO TIM8_TRGO2 TIM3_CC3 TIM3_TRGO TIM3_CC1 TIM6_TRGO TIM6_TRGO
Supply requirement	2.4 V to 3.6	<u> </u>	<ul><li>1.62 V to 3.6 V</li><li>Independent power</li></ul>	er supply (V <sub>DDA</sub> )



AN4649 Rev 7 67/78

Table 27. ADC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

		,	
ADC	STM32F1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>	
Reference voltage	<ul><li>External</li><li>2.4 V to V<sub>DDA</sub></li></ul>	Reference voltage for STM32L4 Series / STM32L4+ Series external (1.8 V to V <sub>DDA</sub> ) or internal (2.048 V or 2.5 V)	
Electrical parameters	<ul><li>– 160 μA (Typ) on V<sub>REF</sub> DC current</li><li>– 0.8 mA (Typ) on V<sub>DDA</sub> DC current</li></ul>	Consumption proportional to conversion speed: 200 µA/Msps	
Input range	$V_{REF-} \le V_{IN} \le V_{REF+}$	VREF- ≤ VIN ≤ VREF+	
Color key:			
= New feature or new architecture			
= Same feature, but specification change or enhancement			

On STM32L4 Series / STM32L4+ Series devices on which the peripheral is not implemented, the external event is not applicable.

# 4.19 Digital-to analog converter (DAC)

STM32L4 Series and STM32L4+ Series implement enhanced DAC compared to the one present in STM32F1 Series.

Table 28 shows the differences.

Table 28. DAC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series

DAC	STM32F1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>
Number of channels	x2	<ul><li>x2 for STM32L4+ Series, STM32L49xxx/4Axxx, STM32L47xxx/48xxx and STM32L43xxx/44xxx</li><li>x1 for STM32L45xxx/46xxx</li></ul>
Resolution	12-bit	
	<ul><li>Left or right data alignmen</li><li>Noise-wave and triangular</li><li>DAC with 2 channels for ir</li></ul>	
Features	NA	<ul> <li>Buffer offset calibration</li> <li>DAC1_OUTx can be disconnected from output pin</li> <li>Sample and hold mode for low power operation in Stop mode</li> </ul>
DMA	Yes	

68/78 AN4649 Rev 7

Table 28. DAC differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (continued)

		es (Continueu)	
DAC	STM32F1 Series	STM32L4 Series / STM32L4+ Series <sup>(1)</sup>	
		Yes	
External trigger	- TIM2 TRGO - TIM4 TRGO - TIM5 TRGO - TIM6 TRGO - TIM7 TRGO - TIM8 TRGO (TIM3 TRGO on connectivity devices <sup>(2)</sup> ) - EXTI line 9 - SW TRIG	- TIM6 TRGO - TIM8 TRGO - TIM7 TRGO - TIM5 TRGO - TIM2 TRGO - TIM4 TRGO - EXTI line9 - SW TRIG Additional trigger for STM32L4+ Series: - TIM1_TRGO - TIM15_TRGO - LPTIM1_OUT - LPTMI2_OUT	
Supply requirement	2.4 V to 3.6 V	<ul><li>1.8 V to 3.6 V</li><li>Independent power supply (V<sub>DDA</sub>)</li></ul>	
Reference Voltage	External 2.4 V ≤ V <sub>REF+</sub> ≤ V <sub>DDA</sub>	External (1.8 V to V <sub>DDA</sub> ) or internal (2.048 V or 2.5 V)	
Configuration	-	SW compatible except for output buffer management	
Color key:			
= New feature or new architecture			
= Same feature, but specification change or enhancement			
= Feature not available (NA)			
= Differences			

On STM32L4 Series /S TM32L4+ Series devices on which the peripheral is not implemented, the external trigger is not applicable

AN4649 Rev 7 69/78

<sup>2.</sup> Connectivity = STM32F105xx and STM32F107xx lines

Software migration AN4649

## 5 Software migration

#### 5.1 References

Refer to the documents listed below for more details.

- The definitive guide to Arm<sup>®</sup> Cortex<sup>®</sup>-M3 and Cortex<sup>®</sup>-M4 processors
- STM32F10xxx/20xxx/21xxx/L1xxxx Cortex<sup>®</sup>-M3 programming manual (PM0056)
- STM32F3 Series, STM32F4 Series, STM32L4 Series and STM32L4+ Series Cortex<sup>®</sup>-M4 programming manual (PM0214)
- Cortex<sup>®</sup>-M3 Technical Reference Manual, available on http://infocenter.arm.com
- Cortex®-M4 Technical Reference Manual, available from http://infocenter.arm.com

## 5.2 Cortex<sup>®</sup>-M3 and Cortex<sup>®</sup>-M4 overview

### 5.2.1 STM32 Cortex<sup>®</sup>-M3 processor and core peripherals

The Cortex<sup>®</sup>-M3 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers an exceptional power efficiency through an efficient instruction set and extensively optimized design. The Cortex<sup>®</sup>-M3 provides a high-end processing hardware including single-cycle 32x32 multiplications and a dedicated hardware division.

# Cortex<sup>®</sup>-M3 proce•Tight integration of system peripherals reducing the area and development costs

- Thumb instruction set combining a high code density with 32-bit performance
- · Code-patch ability for ROM system update
- Power control optimization of system components
- Integrated sleep modes for a low-power consumption
- Fast code execution permitting a slower processor clock or increasing the sleep mode time
- Hardware division and fast multiplier
- Deterministic, high-performance interrupt handling for time-critical applications
- Extensive debug and trace capabilities.

70/78 AN4649 Rev 7

AN4649 Software migration

Figure 8. STM32 Cortex®-M3 implementation Cortex-M3 processor Embedded **NVIC** trace macrocell Processor core Debug Serial access wire port viewer Flash Data watchpoints patch Bus matrix SRAM and Code peripheral interface interface

Figure 8 represents the STM32 Cortex®-M3 implementation.

### Cortex<sup>®</sup>-M3 key features

- Architecture 32 bits RISC ARMv7-M.
- 3-stage pipeline with branch speculation
- Instruction set:
  - Thumb, Thumb-2
  - Hardware multiply, hardware divide, saturated arithmetic

## 5.2.2 STM32 Cortex<sup>®</sup>-M4 processor and core peripherals

The Cortex®-M4 processor is a high performance 32-bit processor designed for the microcontroller market. It offers significant benefits to the developers, including:

- Outstanding processing performance combined with fast interrupt handling
- Enhanced system debug with extensive breakpoint and trace capabilities
- · Efficient processor core, system and memories
- Ultra-low power consumption with integrated sleep modes
- Platform security robustness, with integrated memory protection unit (MPU).

The Cortex<sup>®</sup>-M4 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers an exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including IEEE754-compliant single-precision floating-point computation, a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, a saturating arithmetic and dedicated hardware division.



AN4649 Rev 7 71/78

MSv43981V1

Software migration AN4649

Figure 9. STM32 Cortex®-M4 implementation Cortex-M4 processor FPU Embedded **NVIC** Trace Processor Macrocell™ core Debug Serial Memory access wire protection unit viewer port Flash Data patch watchpoints

Bus matrix

SRAM and

peripheral interface

Figure 9 represents the STM32 Cortex<sup>®</sup>-M4 implementation.

### Cortex®-M4 key features

- Architecture 32 bits RISC ARMv7E-M.
- 3-stage pipeline with branch speculation

Code

interface

- Instruction set:
  - Thumb, Thumb-2
  - Hardware multiply, Hardware divide, saturated arithmetic
  - DSP extensions:
    - Single cycle 16/32-bit MAC
    - Single cycle dual 16-bit MAC
    - 8/16-bit SIMD arithmetic.
  - FPU (VFPv4-SP)

#### 5.2.3 Software point of view

In addition to the Cortex<sup>®</sup>-M3, the Cortex<sup>®</sup>-M4 provides:

- SIMD, or Single Instruction Multiple Data, operations
- Additional fast MAC and multiply instructions
- Saturating arithmetic instructions
- Single precision FPU (floating point unit) instructions.

MSv41070V1

AN4649 Software migration

This means on software point of view, the Cortex<sup>®</sup>-M3 software can be run on the Cortex<sup>®</sup>-M4

To improve and speed-up the STM32F1 Series software on the new STM32L4 platforms, the developer needs to switch on the FPU. This can be done on makefile side or using software development tools:

- On Keil<sup>®</sup> μVision<sup>®</sup>
  - On "Project" open "Option for Target"
  - Go to "Target"..."Code Generation"
  - Set "Floating Point Hardware" to "Use Single Precision"
- On IAR Systems®
  - On "Project" open "Options..."
  - Go to "General Options"..."Target"
  - Set "Floating point settings", 'FPU" to "VFPv4 single precision"



AN4649 Rev 7 73/78

Software migration AN4649

# 5.3 Cortex mapping overview

Except the FPU, the mapping is similar on the Cortex<sup>®</sup>-M3 and the Cortex<sup>®</sup>-M4.

Table 29. Cortex overview mapping for STM32F1 Series and STM32L4 Series / STM32L4+ Series

		STM32F1 Series	STM32L4 Series / STM32L4+ Series
	Architecture	Cortex <sup>®</sup> -M3	Cortex <sup>®</sup> -M4
Core	Nested vectored interrupt controller (NVIC)	68 maskable interrupt channels	Maskable interrupt channel:  - 94 (STM32L4+ Series)  - 91 (STM32L49xxx/4Axxx)  - 82 (STM32L47xxx/48xxx)  - 67 (STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)
	Extended interrupts and events controller (EXTI)	Up to 20 event/interrupt	<ul> <li>Up to 41 event/interrupt (STM32L4+ Series and STM32L49xxx/4Axxx)</li> <li>Up to 40 event/interrupt (STM32L47xxx/48xxx)</li> <li>Up to 37 event/interrupt (STM32L45xxx/46xxx, STM32L43xxx/44xxx and STM32L41xxx/42xxx)</li> </ul>
	System timer	0xE000E010-0xE000E01F	0xE000E010-0xE000E01F
	Nested vectored interrupt controller	0xE000E100-0xE000E4EF	0xE000E100-0xE000E4EF
	System control block	0xE000ED00-0xE000ED3F	0xE000ED00-0xE000ED3F
Mapping	Floating point unit coprocessor access control	NA	0xE000ED88-0xE000ED8B
	Memory protection unit	0xE000ED90-0xE000EDB8	0xE000ED90-0xE000EDB8
	Nested vectored interrupt controller	0xE000EF00-0xE000EF03	0xE000EF00-0xE000EF03
	Floating point unit	NA	0xE000EF30-0xE000EF44

AN4649 Revision history

# 6 Revision history

Table 30. Document revision history

Date	Revision	Changes
11-Jun-2015	1	Initial release.
23-Nov-2015	2	Section: Memory mapping updated: Stop 0 mode added for content preservation  Table: PWR differences between STM32F1 Series and STM32L4 Series updated: Stop 0 mode added
10-Mar-2016	3	Section 1: STM32L4 Series overview: added category 2 and 4 for STLM32L4.
20-Feb-2017	4	Updated:  - Document title.  - Introduction: STM32L4 Series reference manuals.  - Section 1: STM32L4 Series / STM32L4+ Series overview.  - Cat. 2 devices replaced by STM32L49xxx/4Axxx and STM32L47xxx/48xxx devices.  - Cat. 4 devices replaced bySTM32L45xxx/46xxx and STM32L43xxx/44xxx devices.  - Section 2: Hardware migration: Table 1 and SMPS data.  - Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 14, Table 16, Table 19, Table 20, Table 24, Table 27, Table 28.  - Section 4.5.3: Peripheral clock configuration.  - Section 4.16: USB on-the-go full-speed (USB OTG FS): added description of clock recovery system block.  - Figure 7.  Added:  - Section 4.17: Flexible static memory controller (FMC/FSMC).  - Section 5: Software migration.  Removed Table Product category overview.
01-Sep-2017	5	Updated the whole document to add the information about STM32L4+ Series devices.

Revision history AN4649

Table 30. Document revision history (continued)

Date	Revision	Changes
11-Apr-2018	6	Updated:  - Table 6: Bootloader interfaces on STM32F1 and STM32L4 Series / STM32L4+ Series  - DAC naming: 1 DAC with 2 channels instead of 2 DACs

AN4649 Revision history

Table 30. Document revision history (continued)

Table 30. Document revision history (continued)		
Date	Revision	Changes
18-Sep-2018	7	Added: Information related to STM32L41xxx/42xxx to the whole document Updated: Cover page Section 1: STM32L4 Series / STM32L4+ Series overview Section 2: Hardware migration Section 3: Boot mode selection Section 4.9: Extended interrupts and events controller (EXTI) source selection Section 4.9: Extended interrupts and events controller (EXTI) source selection Section 4.16: USB on-the-go full-speed (USB OTG FS) Section 5.1: References Section 4.5.3: Peripheral clock configuration Recommendations to migrate from the STM32F1 Series board to the STM32L4 Series / STM32L4+ Series board on page 14 SMPS packages on page 17 Table 1: Packages available on STM32L4 Series and STM32L4+ Series Table 2: Pinout differences between STM32F1 Series and STM32L4 Series / STM32L4+ Series (QFP) Table 5: Boot modes for STM32L4+ Series (QFP) Table 6: Bootloader interfaces on STM32F1 and STM32L4 Series / STM32L4 Series



AN4649 Rev 7 77/78

#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

78/78 AN4649 Rev 7