{"payload":{"header_redesign_enabled":false,"results":[{"id":"206053909","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"andrsmllr/tinyfpga_bx_devbrd","hl_trunc_description":"Play and learn with the TinyFPGA development board featuring a Lattice iCE40 LP8K FPGA with a very compact footprint.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":206053909,"name":"tinyfpga_bx_devbrd","owner_id":12240289,"owner_login":"andrsmllr","updated_at":"2019-10-01T21:06:54.818Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","hdl","icecube","lattice-fpga"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":63,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aandrsmllr%252Ftinyfpga_bx_devbrd%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/andrsmllr/tinyfpga_bx_devbrd/star":{"post":"IVaVes07heuOxzFiN8HFqOmlZWa1K1RU6jg7QsRSwY2SDf4-oTZsgfrvGR8NolZivjBEyR2rXclPQgtPLN0O8Q"},"/andrsmllr/tinyfpga_bx_devbrd/unstar":{"post":"6_X0DadwFBSgQAYpf8fNCfFYIcJtgO3-qiA_p7OYQabqct3MXiyyQrK9dIQuxdBF67BtVZ0eOVSPSXni_fogFA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"qG5fF3kR4JKrlJ__FIhrniIQ8hnoyDly0NE7UyAqLmBxakAu1tM_a9xDFqsYcIe7eM2DYwdlqOkyQexWXp5dxw"}}},"title":"Repository search results"}