## Cheat sheet

Circui bilect				
$2^0 = 1$	ASCII Table			
$2^1 = 2$	10'	<b>→</b>	0x30	
$2^2 = 4$	11'	<b>→</b>	0x31	
$2^3 = 8$	12'	<b>→</b>	0x32	
$2^4 = 16$				
$2^5 = 32$	181			
$2^6 = 64$	191	<b>→</b>	0x39	
$2^7 = 128$	`A'	<b>→</b>	0x41	
$2^8 = 256$	'B'			
$2^9 = 512$			0x43	
$2^{10} = 1024$ (Kilo)	'D'			
$2^{11} = 2048$	'E'	<b>→</b>	0x45	
$2^{12} = 4096$	`F'	<b>→</b>	0x46	
$2^{13} = 8192$		_		
$2^{14} = 16384$	'X'			
$2^{15} = 32768$	\Y'			
$2^{16} = 32768$ $2^{16} = 65536$	`Z'	<b>→</b>	0x5A	
_	`a'	<b>→</b>	0x61	
$2^{17} = 131072$	'b'			
$2^{18} = 262144$	`c'			
$2^{19} = 524288$	'd'			
$2^{20} = 1048576 $ (Mega)	'e'	<b>→</b>	0x65	
	\f'	<b>→</b>	0x66	
	'x'			
	<b>'</b> y'	<b>→</b>		
	`z'	<b>→</b>	0x7A	

	ADC{cond}{S} {Rd,}Rn,Op2 ADD{cond}{S} {Rd,}Rn,Op2 AND{cond}{S} {Rd,}Rn,Op2 ADR{cond}Rd,label	Add with carry Add AND Load address	Rd $\leftarrow$ Rn + Op2 + Carry Rd $\leftarrow$ Rn + Op2 Rd $\leftarrow$ Rn <i>AND</i> Op2 Rd $\leftarrow$ The address of the label
	B{cond} address BIC{cond}{S} {Rd,}Rn,Op2 BL{cond} address	Branch Bit Clear Branch with Link	R15 $\leftarrow$ address Rd $\leftarrow$ Rn <i>AND NOT</i> Op2 R14 $\leftarrow$ R15, R15 $\leftarrow$ address
	CMN{cond} Rn,Op2 CMP{cond} Rn,Op2	Compare Negative Compare	CPSR flags ← Rn + Op2 CPSR flags ← Rn - Op2
	EOR{cond}{S} {Rd,}Rn,Op2	Exclusive OR	$Rd \leftarrow Rn \oplus Op2$
	LDM{cond}{IA IB DA DB}{c LDM{cond}{FD FA ED EA}{ LDR{cond}{B} Rd,address LDR{cond} Rd,=expr LDR{cond} Rd,=label		Load Multiple registers/Stack pop Load Multiple registers/Stack pop Rd ← [address] Rd ← expr Rd ← The address of the label
	MLA{cond}{S} Rd, Rm,Rs,Rn MOV{cond}{S} Rd,Op2 MUL{cond}{S} Rd, Rm,Rs MVN{cond}{S} Rd,Op2	Multiply Accumulate Move register or constant Multiply Move not	$Rd \leftarrow (Rm \cdot Rs) + Rn$ $Rd \leftarrow Op2$ $Rd \leftarrow Rm \cdot Rs$ $Rd \leftarrow OxFFFFFFFF \oplus Op2$
	NEG{cond}{S} Rd,Rn NOP	Negate the value in a register No operation	Rd ← - Rn No operation
	ORR{cond}{S} {Rd,}Rn,Op2	OR	$Rd \leftarrow Rn OR Op2$
	RSB{cond}{S}{ Rd,}Rn,Op2 RSC{cond}{S} {Rd,}Rn,Op2	Reverse Subtract Reverse Subtract with Carry	$Rd \leftarrow Op2 - Rn$ $Rd \leftarrow Op2 - Rn - 1 + Carry$
	SBC{cond}{S} {Rd,}Rn,Op2 STM{cond}{IA IB DA DB}}{ STM{cond}{FD FA ED EA}} STR{cond}{B} Rd,address SUB{cond}{S} {Rd,}Rn,Op2		$Rd \leftarrow Rn - Op2 - 1 + Carry$ Store Multiple registers/Stack push Store Multiple registers/Stack push [address] $\leftarrow Rd$ $Rd \leftarrow Rn - Op2$
	TEQ{cond} Rn,Op2 TST{cond} Rn,Op2	Test bitwise equality Test bits	CPSR flags ← Rn $\oplus$ Op2 CPSR flags ← Rn <i>AND</i> Op2
ı			

(0) <sub>16</sub>	=	<b>(0)</b> <sub>10</sub>	=	(0000) <sub>2</sub>
<b>(1)</b> <sub>16</sub>	=	<b>(1)</b> <sub>10</sub>	=	(0001) <sub>2</sub>
<b>(2)</b> <sub>16</sub>	=	<b>(2)</b> <sub>10</sub>	=	(0010) <sub>2</sub>
(3) <sub>16</sub>	=	(3)10	=	(0011) <sub>2</sub>
<b>(4)</b> <sub>16</sub>	=	<b>(4)</b> <sub>10</sub>	=	(0100) <sub>2</sub>
<b>(5)</b> <sub>16</sub>	=	<b>(5)</b> <sub>10</sub>	=	(0101) <sub>2</sub>
(6) <sub>16</sub>	=	<b>(6)</b> <sub>10</sub>	=	(0110) <sub>2</sub>
<b>(7)</b> <sub>16</sub>	=	<b>(7)</b> <sub>10</sub>	=	(0111) <sub>2</sub>
(8) <sub>16</sub>	=	(8) <sub>10</sub>	=	(1000) <sub>2</sub>
(9) <sub>16</sub>	=	<b>(9)</b> <sub>10</sub>	=	(1001) <sub>2</sub>
(A) <sub>16</sub>	=	(10) <sub>10</sub>	=	(1010) <sub>2</sub>
(B) <sub>16</sub>	=	(11) <sub>10</sub>	=	(1011) <sub>2</sub>
(C) <sub>16</sub>	=	<b>(12)</b> <sub>10</sub>	=	(1100) <sub>2</sub>
(D) <sub>16</sub>	=	(13) <sub>10</sub>	=	(1101) <sub>2</sub>
(E) <sub>16</sub>	=	<b>(14)</b> <sub>10</sub>	=	(1110) <sub>2</sub>

 $(F)_{16} = (15)_{10} = (1111)_2$ 

{S} → Update condition flags if S present {cond} → (to be omitted for unconditional execution)

Refer to the table below for the meaning of the {cond} field.

## Meaning of {cond} field (to be omitted for unconditional execution)

		3 -1 []	
Encoding	Mnemonic	Branch on Flag Status	Execute on Condition
0000	EQ	Z set	Equal (i.e., zero)
0001	NE	Z clear	Not equal (i.e., not zero)
0010	CS	C set	Unsigned higher or same
0011	CC	C clear	Unsigned lower
0100	MI	N set	Negative
0101	PL	N clear	Positive or zero
0110	VS	V set	Overflow
0111	VC	V clear	No overflow
1000	HI	C set and Z clear	Unsigned higher
1001	LS	C clear or Z set	Unsigned lower or same
1010	GE	N set and V set, or N clear and V clear	Greater or equal
1011	LT	N set and V clear, or N clear and V set	Less than
1100	GT	Z clear and N set and V set, or	Greater than
		Z clear and N clear and V clear	
1101	LE	Z set, or N set and V clear,	Less than or equal
		or N clear and V set	
1110	AL		Always (default)
1111	NV		Never (reserved)

