

Cheat sheet

$2^0 = 1$
$2^1 = 2$
$2^2 = 4$
$2^3 = 8$
$2^4 = 16$
$2^5 = 32$
$2^6 = 64$
$2^7 = 128$
$2^8 = 256$
$2^9 = 512$
$2^{10} = 1024$ (Kilo)
$2^{11} = 2048$
$2^{12} = 4096$
$2^{13} = 8192$
$2^{14} = 16384$
$2^{15} = 32768$
$2^{16} = 65536$
$2^{17} = 131072$
$2^{18} = 262144$
$2^{19} = 524288$
$2^{20} = 1048576$ (Mega)

ASCII Table	
'0'	→ 0x30
'1'	→ 0x31
'2'	→ 0x32
...	
'8'	→ 0x38
'9'	→ 0x39
...	
'A'	→ 0x41
'B'	→ 0x42
'C'	→ 0x43
'D'	→ 0x44
'E'	→ 0x45
'F'	→ 0x46
...	
'X'	→ 0x58
'Y'	→ 0x59
'Z'	→ 0x5A
...	
'a'	→ 0x61
'b'	→ 0x62
'c'	→ 0x63
'd'	→ 0x64
'e'	→ 0x65
'f'	→ 0x66
...	
'x'	→ 0x78
'y'	→ 0x79
'z'	→ 0x7A

(0) ₁₆ = (0) ₁₀ = (0000) ₂
(1) ₁₆ = (1) ₁₀ = (0001) ₂
(2) ₁₆ = (2) ₁₀ = (0010) ₂
(3) ₁₆ = (3) ₁₀ = (0011) ₂
(4) ₁₆ = (4) ₁₀ = (0100) ₂
(5) ₁₆ = (5) ₁₀ = (0101) ₂
(6) ₁₆ = (6) ₁₀ = (0110) ₂
(7) ₁₆ = (7) ₁₀ = (0111) ₂
(8) ₁₆ = (8) ₁₀ = (1000) ₂
(9) ₁₆ = (9) ₁₀ = (1001) ₂
(A) ₁₆ = (10) ₁₀ = (1010) ₂
(B) ₁₆ = (11) ₁₀ = (1011) ₂
(C) ₁₆ = (12) ₁₀ = (1100) ₂
(D) ₁₆ = (13) ₁₀ = (1101) ₂
(E) ₁₆ = (14) ₁₀ = (1110) ₂
(F) ₁₆ = (15) ₁₀ = (1111) ₂

ADC{cond}{S} {Rd},Rn,Op2	Add with carry	Rd ← Rn + Op2 + Carry
ADD{cond}{S} {Rd},Rn,Op2	Add	Rd ← Rn + Op2
AND{cond}{S} {Rd},Rn,Op2	AND	Rd ← Rn AND Op2
ADR{cond}Rd,label	Load address	Rd ← The address of the label
B{cond} address	Branch	R15 ← address
BIC{cond}{S} {Rd},Rn,Op2	Bit Clear	Rd ← Rn AND NOT Op2
BL{cond} address	Branch with Link	R14 ← R15, R15 ← address
CMN{cond} Rn,Op2	Compare Negative	CPSR flags ← Rn + Op2
CMP{cond} Rn,Op2	Compare	CPSR flags ← Rn - Op2
EOR{cond}{S} {Rd},Rn,Op2	Exclusive OR	Rd ← Rn ⊕ Op2
LDM{cond}{IA IB DA DB}{cond} Rn{!},reglist{^}	Load Multiple registers/Stack pop	Load Multiple registers/Stack pop
LDM{cond}{FD FA ED EA}{cond} Rn{!},reglist{^}	Load Multiple registers/Stack pop	Load Multiple registers/Stack pop
LDR{cond}{B} Rd,address	Load register from memory	Rd ← [address]
LDR{cond} Rd,=expr	Load a 32-bit immediate value	Rd ← expr
LDR{cond} Rd,=label	Load a 32-bit address	Rd ← The address of the label
MLA{cond}{S} Rd, Rm,Rs,Rn	Multiply Accumulate	Rd ← (Rm · Rs) + Rn
MOV{cond}{S} Rd,Op2	Move register or constant	Rd ← Op2
MUL{cond}{S} Rd, Rm,Rs	Multiply	Rd ← Rm · Rs
MVN{cond}{S} Rd,Op2	Move not	Rd ← 0xFFFFFFFF ⊕ Op2
NEG{cond}{S} Rd,Rn	Negate the value in a register	Rd ← - Rn
NOP	No operation	No operation
ORR{cond}{S} {Rd},Rn,Op2	OR	Rd ← Rn OR Op2
RSB{cond}{S} {Rd},Rn,Op2	Reverse Subtract	Rd ← Op2 - Rn
RSC{cond}{S} {Rd},Rn,Op2	Reverse Subtract with Carry	Rd ← Op2 - Rn - 1 + Carry
SBC{cond}{S} {Rd},Rn,Op2	Subtract with Carry	Rd ← Rn - Op2 - 1 + Carry
STM{cond}{IA IB DA DB}{cond} Rn{!},reglist{^}	Store Multiple registers/Stack push	Store Multiple registers/Stack push
STM{cond}{FD FA ED EA}{cond} Rn{!},reglist{^}	Store Multiple registers/Stack push	Store Multiple registers/Stack push
STR{cond}{B} Rd,address	Store register to memory	[address] ← Rd
SUB{cond}{S} {Rd},Rn,Op2	Subtract	Rd ← Rn - Op2
TEQ{cond} Rn,Op2	Test bitwise equality	CPSR flags ← Rn ⊕ Op2
TST{cond} Rn,Op2	Test bits	CPSR flags ← Rn AND Op2

{S} → Update condition flags if S present
{cond} → (to be omitted for unconditional execution)
Refer to the table below for the meaning of the {cond} field.

Meaning of {cond} field (to be omitted for unconditional execution)			
Encoding	Mnemonic	Branch on Flag Status	Execute on Condition
0000	EQ	Z set	Equal (i.e., zero)
0001	NE	Z clear	Not equal (i.e., not zero)
0010	CS	C set	Unsigned higher or same
0011	CC	C clear	Unsigned lower
0100	MI	N set	Negative
0101	PL	N clear	Positive or zero
0110	VS	V set	Overflow
0111	VC	V clear	No overflow
1000	HI	C set and Z clear	Unsigned higher
1001	LS	C clear or Z set	Unsigned lower or same
1010	GE	N set and V set, or N clear and V clear	Greater or equal
1011	LT	N set and V clear, or N clear and V set	Less than
1100	GT	Z clear and N set and V set, or Z clear and N clear and V clear	Greater than
1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
1110	AL		Always (default)
1111	NV		Never (reserved)

FIGURE 3.26 Encoding the ARM's data processing instructions




FIGURE 3.41 Encoding ARM's branch and branch-with-link instructions




FIGURE 3.39 Format of ARM's load and store instructions




FIGURE 3.58 Encoding ARM's block move instructions

