

# Nand2Tetris - The Elements of Computing Systems

Noam Nisan and Shimon Schocken

16th September 2013

## Abstract

The book's software suite:

**Simulators** *HardSimulator*, *CPUEmulator*, *VMEulator*.  
(supplied: build hardware platforms and execute programs)

**Translators** *Assembler*, *Jack Compiler*.  
(I built but also supplied: translate from high level to low level)




Figure 0.1: Course theme and structure.

# Contents

<b>1</b>	<b>Boolean Logic</b>	<b>3</b>
1.1	Background . . . . .	3
1.1.1	Boolean (Binary) Algebra [p8] . . . . .	3
1.1.2	Gate Logic [p11] . . . . .	4
1.1.3	Actual Hardware Construction [p13] . . . . .	4
1.1.4	(Virtual) Hardware Description Language, (V)HDL [p14] . . . . .	4
1.2	Specification . . . . .	5
1.2.1	The NAND Gate [p19] . . . . .	5
1.2.2	Basic Logic Gates [p19] . . . . .	5
1.2.3	Multi-Bit Versions of Basic Gates [p21] . . . . .	6
1.2.4	Multi-Way Versions of Basic Gates [p23] . . . . .	7
1.3	Implementation [p25] . . . . .	8
1.4	Project [p27] . . . . .	9
1.5	Perspective [p26] . . . . .	9
<b>2</b>	<b>Boolean Arithmetic [p29]</b>	<b>10</b>
2.1	Background [p30] . . . . .	10
2.1.1	Binary numbers and addition [p30] . . . . .	10
2.1.2	Signed Binary Numbers [p31] . . . . .	10
2.2	Specification [p32] . . . . .	11
2.2.1	Adders . . . . .	12
2.2.2	The Arithmetic Logic Unit (ALU) [p35] . . . . .	12
<b>3</b>	<b>Sequential Logic [p41]</b>	<b>15</b>
3.1	Background [p42] . . . . .	15
3.1.1	Sequential VS. Combinational Logic . . . . .	15
3.1.2	Memory [p42] . . . . .	15
3.2	Specification [p47] . . . . .	19
3.3	Implementation [p50] . . . . .	20
3.4	Perspective [p52] . . . . .	20
<b>4</b>	<b>Machine Language [p57]</b>	<b>21</b>