CPE166 Advanced Logic Design

Lab 2 Report

Student Name: Andy Cha

Date: 3-06-2020

California State University, Sacramento

TABLE OF CONTENTS

Section	Page
Title Page	1
Table Of Contents	2
1. Introduction	3
2. Part 1: 8-bit Carry Select Adder Design	4
Part 1.1: 1 Half Adder Source Code, Testbench & Simulation Waveform	4
Part 1.2: Full Adder Source Code, Testbench & Simulation Waveform	5
Part 1.3: 8-Bit Carry Select Adder Code, Testbench & Simulation Waveform	6
Part 1.4: Multiplexer(MUX) Code, Testbench & Simulation Waveform	7
Part 1.5: Multiplexer(MUXB) Code, Testbench & Simulation Waveform	8
Part 1.6: 8-bit Carry Select Adder Code, Testbench & Simulation waveform	9
Part 1: 8-bit Carry Select Adder Result Discussion	11
3. Part 2: 4 By 4 Binary Sequential Multiplier Design	12
Part 2.1: Design Purpose	. 12
Part 2.2: Design Code	. 13-17
Part 2.2: Design Code & Result Discussion.	17
4. Part 3: Character Displays on 8-Digit Multiplexed Seven Segment Displays	. 18
Part 3.1: Design Purpose.	. 19
Part 3.2: Design Code	. 20
Part 3.2: Design Code & Result Discussion.	20
5. Conclusion	. 21

Introduction


In this lab we will work with Carry select adder, sequential multiplier, and multiplexed seven segment displays. The purpose of this lab is to give us practice in hierarchical design and design strategy using Verilog. We must be familiar with how carry select adder works, sequential shift/add multiplication algorithm and multiplexed seven segment display. Once we understand how those 3 work, we can simulate the design with waveforms and determine if it is working. Then we will apply our Verilog code into the FPGA setting up the pins allocated to each input and output.

Part 1: 8-bit Carry Select Adder Design


Part 1.1

The first part of this lab we will need to create a half adder first. The truth table is given to us along with the design. From this we can create our Verilog code along with the testbench.


Truth Table						
Inputs		Outputs				
Α	В	Cout	Sum			
0	0	0	0			
0	1	0	1			
1	0	0	1			
1	1	1	1			
Logic Equations:						
C _{out} = A & B						
Sum = A ⊕ B						



```
half_adder_tb - Notepad
nalf_adder - Notepad
                                                      File Edit Format View Help
                                                      module half_adder_tb;
reg a, b;
wire cout, sum;
File Edit Format View Help
module half adder(a, b, cout, sum);
                                                      half_adder u1(.a(a), .b(b), .cout(cout), .sum(sum));
input a, b;
                                                      initial
                                                      begin
output cout, sum;
                                                      a=0; b=0;
#10
assign cout = a & b;
                                                      a=0; b=1;
#10
assign sum = a ^ b;
                                                      a=1; b=0;
#10
endmodule
                                                      a=1; b=1;
                                                      #20 $stop;
end
                                                      endmodule
```



Once we have created the half adder we can use it to create a full adder. A full adder consists of 2 half adders and one OR gate.



Truth Table						
Inputs			Outputs			
Α	В	C _{in}	C _{out}	Sum		
0	0	0	0	0		
0	0	1	0	1		
0	1	0	0	1		
0	1	1	1	0		
1	0	0	0	1		
1	0	1	1	0		
1	1	0	1	0		
1	1	1	1	1		
Logic Equations:						
$Sum = A \oplus B \oplus C_{in}$						
$C_{out} = (A \oplus B) C_{in} + A \& B$						

```
file Edit Format View Help
module full_adder(a, b, cin, cout, sum);
input a, b, cin;
output cout, sum;
wire m, n, p;
half_adder g1(.cout(n), .sum(m),.a(a), .b(b));
half_adder g2(.cout(p), .sum(sum), .a(cin), .b(m));
or g3(cout, p, n);
```

```
| full_adder_tb - Notepad

File Edit Format View Help

| module full_adder_tb;

reg a, b, cin;

wire cout, sum;

full_adder u1( .a(a), .b(b), .cin(cin), .cout(cout), .sum(sum));

initial

begin

{a, b, cin} = 3'b000;

#10 {a, b, cin} = 3'b010;

#10 {a, b, cin} = 3'b011;

#10 {a, b, cin} = 3'b011;

#10 {a, b, cin} = 3'b011;

#10 {a, b, cin} = 5;


#10 {a, b, cin} = 7;

#10 {a, b, cin} = 7;


#10 {a, b, cin} = 7;


#10 {sstop;

end
```




Once we have the full adders completed we have to create a 4-bit ripple carry adder(RCA4). We connect 4 full adders together and move the cout to the next full adder's cin. We also have to change inputs to [3:0] a, b and create a name for the wires in the middle which will be [3:0] m.






Here we will use the multiplexer that was created in Lab 1.




```
mux_tb - Notepad
 mux - Notepad
                                   File Edit Format View Help
File Edit Format View Help
                                   module mux_tb;
                                   reg[1:0]d;
module mux(d0, d1, s, y);
                                   reg s;
input d0, d1;
                                   wire y;
                                   mux2to1 u1(.d(d), .s(s), .y(y));
input s;
                                   initial
                                   begin
output y;
wire m,n;
                                           d=2'b10; s=0;
                                           #10;
d=2'b01; s=0;
assign m = (\sim s) \& d0;
                                           #10;
d=2'b10; s=1;
assign n = s & d1;
                                           #10
assign y = m \mid n;
                                           d=2'b01; s=1;
                                           #20 $stop;
endmodule
                                   end
                                   endmodule
```




Here We will use the multiplexer that was created from Lab 1. We have to modify it to take 4 bits instead of one bit. We can use the same Testbench as the mux but we need to change the instance name to "muxb" and change the inputs to 4 bits. Then we also need to include a cin.





```
muxb - Notepad
File Edit Format View Help
module muxb(d0, d1, s, y);
input [3:0] d0;
input [3:0] d1;
input s;
output [3:0] y;
reg [3:0] y;
always@(s)
        begin
        if(s > 0)
                 y <= d1;
        else
                 y <= d0;
        end
endmodule
```



Now we have all the components we need, we can design the carry select adder(CSA8) by connecting 4 RCA4, 2 MUXB, and 2 MUX. In Verilog we can make 8 instances and connect each one with the correct wires.





Figure 2-5. 8-bit carry select adder by using 4-bit ripple carry adders

```
csa8_tb - Notepad
cs8.demo - Notepad
                                                                                             File Edit Format View Help
File Edit Format View Help
                                                                                             module csa8_tb;
module csa8(a, b, cin, cout, sum);
input [7:0] a, b;
                                                                                             reg[7:0] a, b;
                                                                                             reg cin;
input cin;
                                                                                             wire [7:0] sum;
output [7:0] sum;
output cout;
                                                                                             wire cout;
wire [3:0] z ;
                                                                                             csa8 u1( a, b, cin, cout, sum);
wire m;
wire [7:0] sa;
                                                                                             initial
wire [7:0] sb;
                                                                                             begin
fa_ripplecarry g1(.cout(z[0]), .sum(sa[3:0]), .cin(0), .a(a[3:0]), .b(b[3:0]) );
                                                                                                  a = 8'b0000 0001; b = 8'b1000 0011; cin = 1'b0;
fa_ripplecarry g2(.cout(z[1]), .sum(sb[3:0]), .cin(1), .a(a[3:0]), .b(b[3:0]) );
                 g3(.d0(sa[3:0]), .d1(sb[3:0]), .s(cin), .y(sum[3:0]) );
muxb
                                                                                                   a = 8'b0100_0101; b = 8'b1100_0001; cin = 1'b1;
                                                                                                  #10
                 g4(.d1(z[1]), .d0(z[0]), .s(cin), .y(m));
                                                                                                   a = 8'b1010_1010; b = 8'b0101_0101; cin = 1'b0;
mux
                                                                                                   #10
                 g5(.d0(sa[7:4]), .d1(sb[7:4]), .s(m), .y(sum[7:4]));
                                                                                                  a = 8'b0000_1111; b = 8'b1111_0000; cin = 1'b1;
 \begin{array}{ll} fa\_ripple carry \ g6(.cout(z[2]), .sum(sa[7:4]), .cin(0), .a(a[7:4]), .b(b[7:4])); \\ fa\_ripple carry \ g7(.cout(z[3]), .sum(sb[7:4]), .cin(1), .a(a[7:4]), .b(b[7:4])); \\ \end{array} 
                                                                                                  #10 $stop;
mux
                 g8(.d1(z[3]), .d0(z[2]), .s(m), .y(cout));
                                                                                             end
endmodule
                                                                                             endmodule
```




Result Discussion:

The result of this part was that the CSA8 adds two 8-bit numbers properly. It took a lot of time designing all the Verilog files and creating testbenches for each one to determine that there were no issues with it. It was better to check each piece to see if it was right than to test the final product and guess where the error was out of all the files. Some issues I came across were creating the CSA8. Putting all the files together took some time and had to overlook the diagram over and over. The goal of this part was how to use combinational logic and putting it together to create an 8 bit carry adder.


Part 2: 4 by 4 Binary Sequential Multiplier Design

Part 2.1:

This part of the lab uses a shift and add algorithm. The picture below is an example of a 4 by 4 binary sequential multiplication example. Every clock cycle, the multiplier is shifted to the right by one bit and its value is tested.



To create this in Verilog we need to design the circuit below. We need a FSM, dffa, dffb, muxb, adder, and a prod circuit. Once we created each one we can wire them accordingly. We will need to create a mult file where we do the circuits within the dotted line. Then we need to create a top level that takes everything and puts it together.



Part 2.2:

```
module
        adder
               (a, b, cout, sum,);
                                        module
                                                adder_tb;
        [3:0] a, b;
input
                                        reg
                                                 [3:0]
output [3:0] sum;
                                        reg
                                                 [3:0]
                                                        b;
output cout;
                                                 clk;
                                        reg
                                                add;
                                        reg
wire
assign \{cout, sum\} = a + b;
                                                cout;
                                        wire
                                                [3:0]sum;
endmodule
                                        adder
                                                u1(.a(a), .b(b), .cout(cout), .sum(sum), .clk(clk), .add(add));
                                        initial clk = 1;
                                        always #10 clk = ~clk; initial
                                        begin
                                        add = 0;
                                        a = 4'b0000; b = 4'b0000;
                                        #15;
                                        add=1; a = 4'b1101; b = 4'b1110;
                                        #20;
                                        add=0; a = 4'b0001; b = 4'b0000;
                                        #20;
                                        add = 1;
                                        #20;
                                        add = 0;a = 4'b1000; b = 4'b1011;
                                        #20;
                                        add=1;
                                        #20 $stop;
                                        end
                                        endmodule
```

```
dffa - Notepad
                                              dffa_tb - Notepad
File Edit Format View Help
module dffa (clr, clk, ld, da, qa);
                                              File Edit Format View Help
                                             module dffa_tb;
input clr, clk, ld;
input [3:0] da;
                                              reg clr, clk, load;
                                              reg [3:0] da;
output [3:0] qa;
                                              wire [3:0] qa;
reg [3:0] qa;
                                              dffa u1(.clr(clr), .clk(clk), .load(load), .da(da), .qa(qa));
                                              initial clk = 0;
always@(posedge clk or posedge clr)
                                             always #10 clk = ~clk;
begin
if(clr)
         qa <= 4'b0000;
                                              initial
else if(ld)
                                              begin
                                             clr = 1; load = 0; da = 4'b1010;
#10 clr =0;
         qa <= da;
end
                                              load =1;
endmodule
                                             #10;
load =0;
                                             #10;
clr =1;
#10;
                                              $stop;
                                              end
                                              endmodule
```

```
module dffb (clr, clk, ld, shb, db, qb) module dffb_tb; input clr, clk, ld, shb; reg clk, clr, load, shift;
input [3:0] db;
                                    reg [3:0] db;
output [3:0] qb;
                                    wire [3:0] qb;
reg [3:0] qb;
                                    dffb u1(.clr(clr), .clk(clk), .load(load), .shift(shift), .db(db), .qb(qb));
always@(posedge clk or posedge clr)
                                    initial clk = 0;
                                    always #10 clk = ~clk;
begin
if(clr)
       qb <= 4'b0000;
                                    initial
else if(ld)
                                    begin
       qb <= db;
                                    clr = 1; load = 0; shift = 0; db = 4'b1010;
else if (shb)
                                    #10 clr =0;
       qb <= { 1'b0, qb[3:1] };
                                    load =1;
end
                                    #10;
                                    load =0; shift =1;
endmodule
                                    #50;
clr =1;
                                    #10;
                                    $stop;
                                    end
                                    endmodule
module fsm(reset, clk, clr, shb, ld, ldp, shp);
input reset, clk;
output clr, shb, ld, ldp, shp;
reg clr, shb, ld, ldp, shp;
reg[3:0] cs, ns;
parameter s0 = 4'b0000, s1 = 4'b0001, s2 = 4'b0010, s3 = 4'b0011, s4 = 4'b0100,
            s5 = 4'b0101, s6 = 4'b0110, s7 = 4'b0111, s8 = 4'b1000,
            s9 = 4'b1001, s10 = 4'b1010, s11 = 4'b1011, s12 = 4'b1100;
always @ (posedge clk or posedge reset)
begin
if(reset)
         cs <= s0;
else
         cs <= ns;
end
always @ (cs)
begin
         case(cs)
                                        ns = s1;
                   s0:
                   s1:
                                        ns = s2;
                   s2:
                                        ns = s3;
                   s3:
                                        ns = s4;
                   s4:
                                        ns = s5;
                   s5:
                                        ns = s6;
                   s6:
                                        ns = s7;
                   s7:
                                        ns = s8;
                                        ns = s9;
                   s8:
                                        ns = s10;
                   s9:
                   s10:
                                        ns = s11;
                   s11:
                                        ns = s12;
                   s12:
                                        ns = s12;
                   default:
                                        ns = s0;
         endcase
end
```


```
always @ (cs)
begin
        case(cs)
                 s0: begin
                         clr = 1; ld = 0; shp = 0; shb = 0; ldp = 0;
                         end
                 s1: begin
                         clr = 0; ld = 1; shp = 0; shb = 0; ldp = 0;
                 s2: begin
                         clr = 0; ld = 0; shp = 0; shb = 0; ldp = 1;
                         end
                 s3: begin
                         clr = 0; ld = 0; shp = 1; shb = 0; ldp = 0;
                         end
                 s4: begin
                         clr = 0; ld = 0; shp = 0; shb = 1; ldp = 0;
                         end
                 s5: begin
                         clr = 0; ld = 0; shp = 0; shb = 0; ldp = 1;
                         end
                 s6: begin
                         clr = 0; ld = 0; shp = 1; shb = 0; ldp = 0;
                 s7: begin
                         clr = 0; ld = 0; shp = 0; shb = 1; ldp = 0;
                 s8: begin
                         clr = 0; ld = 0; shp = 0; shb = 0; ldp = 1;
                         end
                 s9: begin
                         clr = 0; ld = 0; shp = 1; shb = 0; ldp = 0;
                         end
                s10: begin
                         clr = 0; ld = 0; shp = 0; shb = 1; ldp = 0;
                         end
                s11: begin
                         clr = 0; ld = 0; shp = 0; shb = 0; ldp = 1;
                         end
                s12: begin
                         clr = 0; ld = 0; shp = 0; shb = 0; ldp = 0;
                default: begin
                            clr = 0; ld = 0; shp = 0; shb = 0; ldp = 0;
                            end
        endcase
end
```

endmodule

```
mux - Notepad
                            mux_tb - Notepad
File Edit Format View Help
                            File Edit Format View Help
module mux(s, a, b, y);
                            module mux tb;
input [3:0] a, b;
                            reg[3:0] a, b;
input s;
                            reg s;
output [3:0]y;
                            wire [3:0] y;
                            mux u1(.s(s), .a(a), .b(b), .y(y));
                            initial
assign y = s? b : a;
                            begin
endmodule
                                    a = 4'b1100; b = 4'b0011; s = 0;
                                    #10;
                                    a = 4'b1100; b = 4'b0011; s = 1;
                                    #20;
                                    $stop;
                            end
                            endmodule
```

```
preg - Notepad
File Edit Format View Help
module preg(sum, shp, ldp, clr, p, clk, cout);
input clk, clr, ldp, shp, cout;
input [3:0] sum;
output [7:0] p;
reg [7:0] p;
always @ (posedge clk or posedge clr)
begin
if (clr)
        p <= 8'b0000;
else if (ldp)
        p[7:3] <= {cout,sum};
else if (shp)
        begin
              p[7:3] \leftarrow \{1'b0, p[7:4]\};
              p[2:0] <= {p[3],p[2:1]};
        end
end
endmodule
```

```
module mult(db,da,p,clk,ld,shb,clr,shp,ldp);
input clk, ld, shb, clr, shp, ldp;
input [3:0] da, db;
output [7:0] p;
wire [3:0] gnd, a, qa, mux_out, add_out, qb;
wire cout;
assign gnd = 4'b0000;
                       //connected to ground
dffb u1(.clr(clr), .clk(clk), .ld(ld), .shb(shb), .db(db),.qb(qb));
dffa u2(.clr(clr), .clk(clk), .ld(ld), .da(da), .qa(qa));
mux u3(.s(qb[0]), .a(gnd), .b(qa), .y(mux_out));
adder u4(.b(mux_out), .a(p[6:3]), .cout(cout), .sum(add_out));
preg u5(.cout(cout), .sum(add_out), .shp(shp), .ldp(ldp), .clr(clr), .p(p), .clk(clk));
endmodule
module top(da, db, p, clk, reset);
input [3:0] da, db;
input clk, reset;
output [7:0] p;
wire shb, ld, clr, ldp, shp;
mult u2(.da(da), .db(db), .p(p), .ld(ld), .shb(shb), .clr(clr), .clk(clk), .shp(shp), .ldp(ldp));
fsm u1(.reset(reset), .clk(clk), .shb(shb), .ld(ld),.clr(clr), .ldp(ldp), .shp(shp));
endmodule
module
         top_tb;
reg [3:0] da, db;
reg clk, reset;
wire [7:0] p;
top uut(.da(da), .db(db), .p(p), .clk(clk), .reset(reset));
initial clk = 0;
always
#10 clk = ~clk;
initial
begin
da = 4'b1011; db = 4'b1101; reset = 1;
#20
reset = 0;
#400 $stop;
end
endmodule
```




Result Discussion:

It took me a long time to get the 4 binary segmental multiplier multiplied values properly. I had issues mainly with mult and top. I also messed up the wiring a lot. The key findings of this part of the lab was how to put these components together and use sequential logic with the FSM to control all of these components. In this part of the lab, we figured out how to create shift registers and FSM and got complex circuits to work together. We had a multiplier on the FPGA that produces the correct values. The lab taught us a lot about how Verilog, Vivado and the NEXYS board works by setting pins and LEDs.

Part 3: Character Display on 8-Digit Multiplexed Seven Segment Displays

Part 3.1:

Here the anodes of the 7 segments are tied together as AN7, AN6, AN5, AN4, AN3, AN2, AN1, and AN0. For the cathodes they remain separated as CA, CB, CC, CD, CE, CF, CG, and DP. The FPGA drives the anode signals and corresponding cathode patterns of each digit in continuous fast-paced signals.



Part 3.2:

```
module fpga(clk, seg, dig);
input clk;
output [7:0] seg;
output [7:0] dig;
parameter N = 18;
reg [ N-1: 0] count;
reg [3:0] dd;
reg [7:0] seg;
reg [7:0] an;
always @(posedge clk)
begin
            count <= count + 1;</pre>
            case(count[N-1:N+3])
                                    begin
                                                dd = 4'd7;
an = 8'b11111110;
                                    end
               3'b001:
                                    begin
                                                dd = 4'd6;
                                                 an = 8'b11111101;
                                    end
               3'b010:
                                    begin
                                                dd = 4'd5;
                                                 an = 8'b11111011;
                                    end
               3'b011:
                                    begin
                                                dd = 4'd4;
an = 8'b11110111;
                                    end
               3'b100:
                                    begin
                                                dd = 4'd3;
                                                 an = 8'b11101111;
                                    end
               3'b101:
                                     begin
                                                 dd = 4'd2;
                                                 an = 8'b11011111;
                                     end
               3'b110:
                                     begin
                                                 dd = 4'd1;
an = b'b10111111;
                                     end
               3'b111:
                                     begin
                                                 dd = 4'd0;
an = 8'b01111111;
                                     end
            end
            endcase
assign dig = an;
always @ (dd)
begin
           seg[7] = 1'b1;
case(dd)

4'd0: seg[6:0] = 7'b1000110

4'd1: seg[6:0] = 7'b0001100

4'd2: seg[6:0] = 7'b0000110

4'd3: seg[6:0] = 7'b111001

4'd4: seg[6:0] = 7'b0000010

4'd5: seg[6:0] = 7'b000010

4'd6: seg[6:0] = 7'b000100

4'd7: seg[6:0] = 7'b1000110
             seg[7] = 1'b1;
                                                                          //display C
                                                                          //display P
                                                                          //display E
                                                                          //display 1
//display 6
                                                                          //display 6
                                                                          //display A
                                                                          //display C
                         default: seg[6:0] = 7'1111111; //blank
            endcase
            end
endmodule
```

```
IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
set property -dict { PACKAGE PIN E3
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports { clk }];
set_property -dict { PACKAGE_PIN T10
                                        IOSTANDARD LVCMOS33 }
                                                               [get_ports {
                                                                            seg[0] }]; #IO_L24N_T3_A00_D16_14 Sch=ca
set_property -dict {
                     PACKAGE PIN R10
                                        TOSTANDARD LVCMOS33
                                                               [get_ports {
                                                                            seg[1] }]; #IO_25_14 Sch=cb
                     PACKAGE PIN K16
                                        IOSTANDARD LVCMOS33
                                                                            seg[2] }]; #IO_25_15 Sch=cc
seg[3] }]; #IO L17P T2 A26 15 Sch=cd
set property -dict {
                                                               [get_ports {
set property -dict {
                     PACKAGE PIN K13
                                        IOSTANDARD LVCMOS33
                                                               [get ports {
set_property -dict
                     PACKAGE_PIN P15
                                        IOSTANDARD LVCMOS33
                                                               [get_ports {
                                                                            seg[4] }]; #IO_L13P_T2_MRCC_14 Sch=ce
set_property -dict {
                     PACKAGE_PIN T11
                                        IOSTANDARD LVCMOS33
                                                               [get_ports {
                                                                            seg[5] }]; #IO_L19P_T3_A10_D26_14 Sch=cf
set_property -dict {
                     PACKAGE PIN L18
                                        TOSTANDARD LVCMOS33
                                                               [get_ports {
                                                                                    }]; #IO_L4P_T0_D04_14 Sch=cg
                                        IOSTANDARD LVCMOS33 }
set_property -dict {
                     PACKAGE_PIN H15
                                                               [get_ports {
                                                                            seg[7] }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
set_property -dict {
                     PACKAGE_PIN J17
                                        IOSTANDARD LVCMOS33 }
                                                                            dig[0] }]; #IO_L23P_T3_FOE_B_15 Sch=an[0]
                                                               [get ports {
                                                                            dig[1] }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
set_property -dict {
                     PACKAGE_PIN J18
                                        IOSTANDARD LVCMOS33
                                                               [get_ports {
set_property -dict
                     PACKAGE PIN T9
                                        IOSTANDARD LVCMOS33
                                                               [get_ports
                                                                            dig[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
                                                                            dig[3] }]; #IO_L19P_T3_A22_15 Sch=an[3]
set_property -dict {
                     PACKAGE PIN J14
                                        IOSTANDARD LVCMOS33
                                                               [get_ports {
set_property -dict {
                     PACKAGE PIN P14
                                        IOSTANDARD LVCMOS33
                                                               [get_ports {
                                                                            dig[4] }]; #IO_L8N_T1_D12_14 Sch=an[4]
                                                               [get_ports {
set_property -dict {
                     PACKAGE PIN T14
                                        IOSTANDARD LVCMOS33
                                                                            dig[5] }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
dig[6] }]; #IO_L23P_T3_35 Sch=an[6]
                     PACKAGE_PIN K2
                                        IOSTANDARD LVCMOS33
set property -dict {
                                                               [get ports {
set_property -dict { PACKAGE_PIN U13
                                        IOSTANDARD LVCMOS33 } [get_ports { dig[7] }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
```

Result Discussion:

I managed to manipulate the 7-segment display. This lab was pretty easy with no issues. The code was already given to us online. I just had to understand how to configure the pins and manipulate the bytes so that the LED can light my initials. The goal of this part was how to write constraint files as well as how the anodes and diodes work with the seven-segment display to show values. It also helped us get familiar with the Vivado program and FPGA.

Conclusion

In conclusion, this lab helped me learn more about Verilog. It taught me how to code with hierarchy design and writing testbenches. I also got a better understanding of how waveforms are read and how to use it to check if our code was correct. The first part was simple. Create each circuit design and connect them at the end. Part 2 then introduced us to sequential design with the FSM. This part was the hardest for me. I struggled getting the right output. Part 3 taught us how to use a multiplexed seven segment display. Overall, This lab really gave me a better understanding of how coding in Verilog works and the steps to creating a circuit. It also helped to use the FPGA and seven segment display to see how the software and hardware interact with each other.