


Lecture 6 and Lab 6 notes

ALU and basic operations

1. one-bit ALU perform **AND, OR, addition**



op = 0, o = a & b (AND)

op = 1, o = a | b (OR)


op = 2, o = a + b (ADD)

4

Operation is a Multiplexer with 2 bits selection


2. Additionally, ALU can also perform **NAND, NOR, subtraction**

	formula	{Ainvert, Binvert, Operation[1:0]}
NAND	$(ab)' = a' + b'$	1101
NOR	$(a + b)' = a'b'$	1100
subtraction	$a - b = a + b' + (1^{st} CarryIn = 1)$	0110



3. 32-bit ALU

Notes that for the same task, **{Ainvert, Binvert, Operation[1:0]}** is always the same.



4. Implementation of `slt`



Recap:

```
1 slt $t0, $t1, $t2
2 # equivalent form
3 # => t0 = t1 - t2 < 0
4 # => t0 = MSbit of (t1 - t2) == 1
5 # => t0 = MSbit of (t1 - t2)
```

Solution:

calculate `t1 - t2`, and set `t0` as MSbit of `(t1 - t2)`


add a operation: `11` means `slt`



5. Final 32-bit ALU

Notes that:

- The `CarryIn == 1` if Function is subtraction or `slt`, and `CarryIn == 0` if Function is addition. Otherwise `CarryIn` can be either 1 or 0.
- `Bnegate` can be a input as `CarryIn`



Dealing with Overflow

1. Definition:

- Only happens in **subtraction** and **addition**
- $(+v1) + (+v2) = (-v3)$ or $(-v1) + (-v2) = (+v3)$ in the **addition**.
- $(+v1) - (-v2) = (-v3)$ or $(-v1) - (v2) = (+v3)$ in the **subtraction**.

2. handling the overflow

- Ignore overflow
Use MIPS `addu`, `addiu`, `subu` instructions
- Raising an exception
Use MIPS `add`, `addi`, `sub` instructions

3. Overflow detection mechanism

- signed addition

```

1  # to avoid exception, use addu
2  # remark that it will not exceed an unsigned number
3  addu $t0, $t1, $t2
4  # check whether they have different sign
5  xor $t3, $t1, $t2 # (different sign <=> MSbit of t3 is 1 <=>
   no_overflow)
6  blt $t3, 0, no_overflow
7  # check whether the MSbit of $t3 is differs from $t1
8  xor $t3, $t3, $t1 # (different sign <=> MSbit of t3 is 1 <=> overflow)
9  bge $t3, 0, no_overflow
10 overflow:
11 #exception handling
12 no_overflow:

```

- unsigned addition

```


1  # compute 0xffff - $t1
2  nor $t0, $t1, 0
3  # 0xffff - $t1 >= t2 than no_overflow
4  bgt $t0, $t2, no_overflow
5  overflow:
6  #exception handling
7  no_overflow:

```

Multiplication

1. Original thought:

- from vertical multiplication




- Algorithm

```

1 we have multiplicand[63:0] in the right half, multiplier[31:0],
  product[63:0]
2
3 repeat(32):
4     if multiplier[0] == 1:
5         product += multiplicand
6     multiplier >>= 1;
7     multiplicand <<= 1;

```

- graph



- expense

$$5 * \text{Register}_{32\text{bit}} + 2 * \text{ALU}_{32\text{bit}}$$

2. Optimized Multiplier Hardware


- Algorithm

```

1 Concatenate the right half of original product(32'b0) to
  multiplier[31:0], say Product_Multiplier[63:0]
2 Store multiplicand in 32 bits, say multiplicand[31:0]
3 repeat(32):
4     if(Product_Multiplier[0] == 1)
5         Product_Multiplier[63:32] += multiplicand
6     Product_Multiplier >> 1;
7
8 # remark that shifting is after the addition

```

- graph



- expense

$$3 * Register_{32bit} + 1 * ALU_{32bit}$$

3. Mips Multiplication

```


1  mult rs, rt
2  multu rs, rt
3  # 64-bit product in HI/LO
4  mfhi rd
5  mflo rd
6  # Move from HI/LO to rd
7  # Can test HI value to see if product overflows 32 bits
8  mul rd, rs, rt
9  # Least-significant 32 bits of product -> rd

```

Division

1. Original thought

- division steps




- Algorithm

```

1 remainder[63:0] will store the remainder in the right half, initialized
  with the dividend
2 divisor in the left half of the divisor[63:0]
3 quotient in the quotient[31:0], initialized with 0
4
5 repeat(32):
6     divisor >>= 1
7     remainder -= divisor
8     if(remainder[63] == 0)
9         quotient <<= 1
10        quotient[0] = 1
11    else
12        quotient <<= 1
13        quotient[0] = 0
14        remainder += divisor

```

- graph



- expense

$$5 * Register_{32bit} + 2 * ALU_{32bit}$$

2. Optimized divider


- algorithm


```

1 store divisor in divisor[31:0]
2 store dividend in the right half of Divident_remainder[63:0]
3 remainder will be stored in the Divident_remainder[63:32], quotient
  will be stored in the Divident_remainder[31:0]
4
5 repeat(32):
6     Divident_remainder <<= 1
7     Divident_remainder[63:32] -= divisor
8     if(remainder[63] == 0)
9         Divident_remainder[0] = 1
10    else
11        Divident_remainder[0] = 0
12        remainder += divisor

```

- graph



- expense

$$3 * Register_{32bit} + 1 * ALU_{32bit}$$

Signed Multiplication and Division

1. Signed Multiplication

- algorithm

```

1 step1: check whether they have same sign, this determin the sign of the
  result
2 step2: convert all the number to their absolute value
3 step3: multiply them to get a positive number
4 step4: negate the result if the sign is negative

```

2. Signed division

- convention

- dividend and remainder have the same sign
- quotient is negative iff signs of dividend and divisor disagree

$$7 \div 2 = 3 \dots 1$$

$$-7 \div 2 = -3 \dots -1$$

$$7 \div -2 = -3 \dots 1$$

$$-7 \div -2 = 3 \dots -1$$

- algorithm

- 1 step1: check the sign of each operand, this determine the sign of the quotient and remainder
- 2 step2: convert all the number to their absolute value
- 3 step3: use division to get a positive quotient and remainder
- 4 step4: negate the remainder if the dividend's sign is negative
- 5 step5: negate the quotient if the signs disagree