

5.5

20181210 유정호

tag: 22 bits index: 5 bits block offset: 5

of blocks

$$5.5.1 \quad \text{cache data size} = 2^{10} \text{ byte} \quad 2^{10} / (2^5 \cdot 2^2) = 2^3 \text{ words} \quad \underline{8 \text{ words}}$$

4 bytes = 1 word

5.5.2 direct mapped \Rightarrow 1 entry for block(set) 32

5.5.3 addr 0 - 1. tag = 0 index = 0 offset = 0 상환지 못함

2. miss (compulsory miss)

3. X

addr 4 - 1. tag = 0 index = 0 offset = 4

2. hit

3. X

addr 16 - 1. tag = 0 index = 0 offset = 16

2. hit

3. X

addr 132 - 1. tag = 0 index = 4 offset = 4

2. miss

3. X

$$\begin{array}{r} 4 \\ 32 \overline{) 132} \\ \underline{128} \\ 4 \end{array}$$

addr 232 - 1. tag = 0 index = 7 offset = 8

2. miss

3. X

$$\begin{array}{r} 7 \\ 32 \overline{) 232} \\ \underline{224} \\ 8 \end{array}$$

addr 160 - 1. tag = 0 index = 5 offset = 0

2. miss

3. X

addr 1024 - 1. tag = 1 index = 0 offset = 0

2. miss

3. replace bytes 0 ~ 31 in block 0

addr 30 - 1. tag = 0 index = 0 offset = 30

2. hit

3. X

addr 140 - 1. tag = 0 index = 4 offset = 12

2. hit

3. X

$$\begin{array}{r} 32 \overline{) 140} \\ \underline{128} \\ 12 \end{array}$$

addr 3100 - 1. tag = 3 index = 0 offset = 6

2. miss

3. replace bytes 0~31 in block index 0

$$\begin{array}{r} 1024 \overline{) 3100} \\ \underline{3072} \\ 38 \end{array}$$

addr 180 - 1. tag = 0 index = 5 offset = 20

2. hit

3. X

$$\begin{array}{r} 32 \overline{) 180} \\ \underline{160} \\ 20 \end{array}$$

addr 2180 - 1. tag = 2 index = 4 offset = 4

2. miss

3. replace bytes 128~159 in block index 4.

block size 32 byte.

$$\begin{array}{r} 2180 \\ \underline{2048} \\ 132 \end{array}$$

$$\begin{array}{r} 32 \overline{) 132} \\ \underline{128} \\ 4 \end{array}$$

5.5.4

procedure

index	tag	data
0	0	mem[0-31]
0	0	hit
0	0	hit
4	0	mem[4·32 - 4·32+31] = mem[128-159]
7	0	mem[7·32 - 7·32+31] = mem[224-255]
5	0	mem[5·32 - 5·32+31] = mem[160-191]
0	1	mem[0-31] replace
0	0	hit
X = 4	0	hit
0	3	mem[0-31] replace
5	0	hit
4	2	mem[128-159] replace

final state	index	tag	data
	0	3	mem[0-31]
	4	2	mem[128-159]
	5	0	mem[160-191]
	7	0	mem[224-255]

5.10

L1 size

L1 miss rate

L1 hit time

hit time determines cycle time

→ 0.66ns = 1 cycle

P1 2kb

8.0%

0.66ns

P2 4kb

6.0%

0.90ns

5.10.1

$$1/0.66\text{ns} = \frac{100}{66\text{ns}}$$

$$\frac{66\sqrt{100}}{34} \text{ P1-1.5 GHz}$$

$$1/0.90\text{ns} = \frac{10}{9\text{ns}}$$

$$\text{P2-1.1 GHz}$$

5.10.2

AMAT = hit time + miss rate × miss penalty (cycles)

$$\begin{aligned} \text{P1} - & \frac{\text{hit cycle}}{1} + 0.08 \times \left[\frac{70}{0.66} \right] \text{ cycles} = 9.56 \text{ cycles} \quad 9.56 \times 0.66\text{ns} = 6.31\text{ns} \\ \text{P2} - & \frac{1}{1} + 0.06 \times \left[\frac{70}{0.9} \right] \text{ cycles} = 5.68 \text{ cycles} \quad 5.68 \times 0.9\text{ns} = 5.11\text{ns} \end{aligned}$$

5.10.3

total CPI : base CPI + I cache + D cache

$$\text{P1 CPI} = 1 + 0.08 \times \left[\frac{70}{0.66} \right] + 0.36 \times 0.08 \times \left[\frac{70}{0.66} \right] = 12.64 \text{ cycles}$$


$$\text{P2 CPI} = 1 + 0.06 \times \left[\frac{70}{0.9} \right] + 0.36 \times 0.06 \times \left[\frac{70}{0.9} \right] = 7.36 \text{ cycles}$$

P2 is faster

(0.65

5.10.4 AMAT of P1 L1+L2

$$\frac{1}{\left(\frac{0.66}{0.66} \right)} + 0.08 \left(\frac{5.62}{0.66} \right) + 0.95 \times \left[\frac{70}{0.66} \right] = 9.85\text{ns}$$



5.10.5

$$9.85 \times 0.36 \times 0.08 \times \left(9 + \frac{95}{100} \times 107 \right)$$

$$= 31.38$$

5.10.6

$$\text{P1} : 0.66 + 0.08 \times 70 = 6.26\text{ns}$$

$$\begin{aligned} \text{P1 with L2} : 0.66 + 0.08 (5.62 + M \cdot 70) &= 0.66 + 0.4496 + 5.6M \\ &= 1.1096 + 5.6M \end{aligned}$$

$$5.6M < 6.26 - 1.1096$$

$$M < 0.9$$

$$M < 9\%$$