

4.7 ⁺²⁰ | Mem / Dmem Register file Mux ALU Adder 2018/210 유광호

250ps 150ps 25ps 160ps 140ps

Single gate Register Read Register setup Sign extend Control

5ps 30ps 30ps 60ps 50ps

4.7.1 (PC) address control (read) sgate + mux

$$\text{Register read} + \text{I mem} + \text{register file} + \text{mux} + \text{ALU} + \text{mux} + \text{reg setup}$$

30 250 150 25 160 25 30

Latency of R type : 690ps

4.7.2 (PC) address control sign extend sgate + mux

$$\text{Register read} + \text{I mem} + \text{reg file} + \text{MUX} + \text{ALU} + \text{Dmem} + \text{mux} + \text{reg setup}$$

30 250 150 25 160 250 25 30

Latency of lw : 940ps

4.7.3 address control sign extend sgate + mux

$$\text{Register read} + \text{I mem} + \text{reg file} + \text{MUX} + \text{ALU} + \text{Dmem}$$

30 250 150 25 160 250

Latency of sw : 885ps

4.7.4 address control sign extend address sgate + mux (pc update)

$$\text{Reg read} + \text{I mem} + \text{reg file} + \text{mux} + \text{ALU} + \text{sgate} + \text{mux} + \text{reg setup}$$

30 250 150 25 160 5 25 30

Latency of beq : 695ps

4.7.5 address control sign extend address

$$\text{Register read} + \text{I mem} + \text{reg file} + \text{mux} + \text{ALU} + \text{mux} + \text{reg setup}$$

30 250 150 25 160 25 30

Latency of shift i type : 690ps

4.7.6

Minimum clock period (critical path) : 940ps

4.8 **+20**

R type	l type	lw	sw	beq
25%	27%	25%	11%	12%

4.8.1 lw + sw 36%

4.8.2 100%

4.8.3 l type + lw + sw + beq 75%

4.8.4 old CPU : 940 ps

new CPU : $0.25 \times 690 + 0.27 \times 690 + 0.25 \times 940 + 0.11 \times 885 + 0.12 \times 695 = 774.55 \text{ ps}$

21% faster

+20

4.16

IF	ID	EX	MEM	WB
250 ps	350 ps	150 ps	400 ps	200 ps

ALU/Logic	Jump/Branch	Load	Store
45%	15%	25%	15%

4.16.1 pipelined : 400 ps non-pipelined : 1350 ps

4.16.2 pipelined : $5 \times 400 = 2000 \text{ ps}$ non-pipelined : 1350 ps

4.16.3 MEM stage $\max(\text{IF}, \text{ID}, \text{EX}, \frac{\text{MEM}}{2}, \text{WB}) = 350 \text{ ps}$

4.16.4 reg write = 1 when r-format, lw



$45 + 25 = 70\%$

4.25.1 +33


Loop:

```
lw $s0, 0($s3)
lw $s1, 4($s3)
NOP
NOP
add $s2, $s0, $s1
sw $s2, 0($s4)
addi $s3, $s3, -8
NOP
addi $s4, $s4, 4
bnez $s2, Loop
```

5




\$s0, \$s1



4.25.2

Loop:

```
lw $s0, 0($s3)
lw $s1, 4($s3)
addi $s3, $s3, -8
addi $t0, $s4, 0
addi $s2, $s0, $s1
addi $s4, $s4, 4
NOP
sw $s2, 0($t0)
bnez $s2, Loop
```



4/25.3

lw \$s0, 0(\$s3)

lw \$s1, 4(\$s3)

NOP

add \$s2, \$s0, \$s1

sw \$s2, 0(\$s4)

addi \$s3, \$s3, -8

addi \$s4, \$s4, 4

bnez \$s2, LOOP

2nd iter

lw \$s0, 0(\$s3)

lw \$s1, 4(\$s3)

NOP

add \$s2, \$s0, \$s1

sw \$s2, 0(\$s4)

addi \$s3, \$s3, -8

addi \$s4, \$s4, 4

bnez \$s2, LOOP

IF ID EX MEM WB

IF ID EX MEM WB

IF ID

IF

here

IF ID EX MEM WB

IF ID EX MEM WB

IF ID EX MEM WB

IF ID EX MEM WB

IF ID EX MEM WB

IF ID

here

IF ~~IF~~ ID EX MEM WB

IF ID EX MEM WB

IF ID EX MEM WB

IF ID EX MEM WB

-2