



Beaglebone Headers





Raspberry Pi Header







Raspberry Pi Header: The header allows for direct connection and powering from the Raspberry Pi. The header is stackable so that more RP Shields can be stacked on top. Optionally Arduino shields and PMODs can be used for further expansion and adding more functionality to RP

Arduino Header










Arduino will have seperate CS




Digilent PMOD Headers




SATA Headers




4x DIP SW




8 x Linear or Circular LED



FTDI uart to USB



4x Push Buttons



Title Digital IO

Revision: RA.1


Date: 1/29/2013

Sheet 1 of 1


Engineer: M. Jones




VCC_INT




VCC_AUX




VCCO




VCC1





VCC2






VCC3




Decoupling cap configuration recommended by Xilinx UG393 (V1.2) for Spartan 6 power distribution




Wiring options to test ASYNC Bit Banging with the FTDI from PC
1) Wire to Serial CFG pins



M[1:0] pull ups are set to select slave serial config by default. See UG380 p40 for pin descriptions.



See Page 52 of UG380 V2.3. Pads for parallel CCLK Termination



Power: The LOGi-MARK-1 can be powered from a number of external sources including:

- 1.) Power Terminal (screw terminal) Not populated by default to reduce cost. (5V External Supply)
- 2.) MCU USB connector (5V Supply)
- 3.) FTDI USB connector (5V Supply)
- 4.) Arduino Master device (5V Supply)
- 5.) Raspberry Pi (5V supply)

