

# Lecture 4: Programming with Interrupts

Jan Vitek

ECE568/CS590/ECE495/CS490  
Spring 2011

## Reading List

- Mandatory Reading
  - Chapter 4 of ESP textbook
- Optional Reading
  - N/A

## Event processing with interrupts

- Consider a program that sends 9600 characters per second on a universal asynchronous receiver/transmitter
- With polling: 100% CPU load
- With interrupts: 0.1% CPU load

9600 baud

UART

TX

RX

```
for(;;) { //Polling UART Receive
  while (!(IFG2&URXIFG0));
  TXBUF0 = RXBUF0;
}
```

```
//UART Receive Interrupt
#pragma vector=UART_VECTOR
interrupt void rx() {
  TXBUF0 = RXBUF0;
}
```

## Interrupts

- Embedded system must respond to external events in a timely fashion
  - Example: data received, timeout
- Interrupts provide a way to react to happenings flagged by the hardware
  - Interrupts are often used as building blocks for higher-level abstractions
  - Interrupts obviate the need for polling
- Programming with interrupts is tricky and error prone
  - They introduce most of the dangers of concurrent programming in a sequential context

# Interrupt lifecycle

- 6
- The processor detects a signal on Interrupt Request (IRQ) pin.
    - Typically multiple pins attached to hardware components such as serial ports and network interfaces
  - Save context.
    - The processor stops what it was doing and saves enough information to be able to return to the task at hand after the interrupt has been handled
  - Locate and jump to an Interrupt Service Routine (ISR).
    - There can be multiple ISRs and multiple pending interrupts. The processor will select the interrupt with the highest priority, and identify the ISR corresponding to the IRQ
  - Restore context.
    - Upon a RETURN from an ISR, the processor will recover the saved context and resume execution

## Contexts

- 6
- When an interrupt is detected and the corresponding ISR is executed, the state of the processor will be changed as a side effect of executing the ISR
  - In particular, the program counter, the stack pointer, and all the other registers can possibly be modified
  - Saving the context:
    - the process of pushing original values of registers on the stack before modifying them
  - Restoring the context:
    - the process of popping values from the stack into registers to restore the state of the system

## Disabling Interrupts

- 7
- Most microprocessors support disabling *all* interrupts in one atomic step as well as disabling selected interrupt signals
  - *nonmaskable interrupt:*
    - an interrupt pin which can not be disabled
  - Some microprocessor support disabling interrupt priority ranges

## Sharing Data

- 8
- ISRs often must communicate with the rest of the system
  - This is achieved by sharing mutable memory location between the ISR and the rest of the system
  - Such sharing can endanger consistency of the data if proper care is not taken when manipulating it
  - Consider the following example:
    - What is the invariant?
    - How can it be broken?
- ```
static int T[2];

void interrupt i(){
    T[0] = ...
    T[1] = -T[0];
}

void main() { int i,j;
while(1){
    i=T[0]; j=T[1];
    if(i+j) ERROR();
}
}
```

# Sharing Data

▼

- Is this a fix?

```
static int T[2];

void interrupt i(){
    T[0] = ...
    T[1] = -T[0];
}

void main() {
    while(1)
        if(T[0]+T[1])
            ERROR();
}
```

## Critical sections

10

- A critical section is a sequence of code that must appear to execute atomically
- It may be preempted if there is no way for the program to observe that it was preempted

```
static int secs,mins,hrs;
void interrupt time(){
    if(++secs>=60) {
        secs=0;
        if(++mins>=60) {
            mins=0;
            if(++hrs>=24) hrs=0;
        } } }

long secFromMidnight() {
    return (hrs*60)+mins)*60+secs;
}
```

## Critical sections

11

- A correct solution must preserve interrupt state

```
long secFromMidnight() {
    long retVal;
    unsigned state=__disable_interrupt();
    retVal =((hrs*60)+mins)*60+secs;
    if(state) __enable_interrupt();
    return retVal;
}
```

## volatile

12

- Compilers try to generate efficient code, for this they recognize certain patterns and replace them with more equivalent (under certain assumptions) code

```
static int secs,mins,hrs;
void interrupt time(){
    if(++secs>=60) {
        secs=0;
        if(++mins>=60) {
            mins=0;
            if(++hrs>=24) hrs=0;
        } } }

long notZero() {
    int retVal=secs;
    while(!retVal)retVal=secs;
    return retVal;
}
```

## volatile

13

- Are the following two programs equivalent?

```
x=1;  
x=1;
```

```
x=1;
```

## volatile

14

- Are the following two programs equivalent?

```
x=y;  
x=y;
```

```
x=y;
```

## volatile

15

- Are the following two programs equivalent?

```
long notZero() {  
    int retVal=secs;  
    while(!retVal)retVal=secs;  
    return retVal;  
}
```

```
long notZero() {  
    int retVal=secs;  
    while(!retVal);  
    return retVal;  
}
```

## Interrupt Latency


16

- The latency of an interrupt is measured as the time between an event E being signaled and the corresponding ISR returning
- Interrupt latency is a function of:
  1. the longest time interrupts can be disabled
  2. the time it takes to execute all ISRs of higher priority than E
  3. the time it takes stop executing, save the context, and start executing an ISR
  4. the time it take to execute the ISR corresponding to E

# Interrupt Latency

17

- Consider a task that must:
  - disable interrupts for 125us to read temperature
  - disable interrupts for 250us to update the time
  - respond to an interrupt within 625us
  - the ISR takes 300us



## MSP430

18

- A quick overview of some features of the MSP430 will help making some of the discussion more concrete

## MSP430 Memory organization

19

- The general layout of the address space:
  - 0x0000–0x0007
    - Processor special function registers (interrupt control regs)
  - 0x0008–0x00FF
    - 8-bit peripherals. Accessed using 8-bit loads and stores.
  - 0x0100–0x01FF
    - 16-bit peripherals. Accessed using 16-bit loads and stores.
  - 0x0200–0x09FF
    - Up to 2048 bytes of RAM.
  - 0x0C00–0x0FFF
    - 1024 bytes of bootstrap loader ROM
  - 0x1000–0x10FF
    - 256 bytes of data flash ROM
  - 0x1100–0x38FF
    - Extended RAM on models with more than 2048 bytes of RAM.
  - 0x1100–0xFFFF
    - Up to 60 kilobytes of ROM. Smaller ROMs start at higher addresses. *The last 16 or 32 bytes are interrupt vectors.*

|                            |                       | MSP430F048 | MSP430F049 |
|----------------------------|-----------------------|------------|------------|
| Memory (RAM)               | Total Size            | 16 KB      | 16 KB      |
|                            | Main interrupt vector | Flash      | Flash      |
|                            | Main code memory      | Flash      | Flash      |
|                            | Base 0                | 0x0000     | 0x0000     |
| Main code memory           | Base 0                | 0x0000     | 0x0000     |
|                            | Base 1                | 0x0001     | 0x0001     |
|                            | Base 2                | 0x0002     | 0x0002     |
|                            | Base 3                | 0x0003     | 0x0003     |
| RAM                        | Base 4                | 0x0004     | 0x0004     |
|                            | Base 5                | 0x0005     | 0x0005     |
|                            | Base 6                | 0x0006     | 0x0006     |
|                            | Base 7                | 0x0007     | 0x0007     |
|                            | Base 8                | 0x0008     | 0x0008     |
|                            | Base 9                | 0x0009     | 0x0009     |
|                            | Base 10               | 0x000A     | 0x000A     |
|                            | Base 11               | 0x000B     | 0x000B     |
|                            | Base 12               | 0x000C     | 0x000C     |
|                            | Base 13               | 0x000D     | 0x000D     |
|                            | Base 14               | 0x000E     | 0x000E     |
|                            | Base 15               | 0x000F     | 0x000F     |
| Information memory (Flash) | Base 16               | 0x0010     | 0x0010     |
|                            | Base 17               | 0x0011     | 0x0011     |
|                            | Base 18               | 0x0012     | 0x0012     |
|                            | Base 19               | 0x0013     | 0x0013     |
| Bootstrap loader (ROM)     | Base 20               | 0x0014     | 0x0014     |
|                            | Base 21               | 0x0015     | 0x0015     |
|                            | Base 22               | 0x0016     | 0x0016     |
|                            | Base 23               | 0x0017     | 0x0017     |
| Registers                  | Base 24               | 0x0018     | 0x0018     |
|                            | Base 25               | 0x0019     | 0x0019     |
|                            | Base 26               | 0x001A     | 0x001A     |
|                            | Base 27               | 0x001B     | 0x001B     |

## MSP430 Memory organization

20

- 16-bit RISC CPU
- Single-cycle register file
  - 4 special purpose registers
    - R0 program counter
    - R1 stack pointer
    - R2 status register
    - R3 constant generator (-1,0,1,2,4,8)
  - 12 general purpose registers
    - R4-R10 Expression register
    - R11 Expression register
    - R12 Expression register, argument pointer, return register
    - R13 Expression register, argument pointer, return register
    - R14 Expression register, argument pointer
    - R15 Expression register, argument pointer,

Callee saved  
Caller saved  
Caller saved  
Caller saved  
Caller saved  
Caller saved



# Interrupt Processing

25

- **Prior to Interrupt Service Routine (ISR)**

|      |
|------|
| val1 |
| val2 |
|      |
|      |
|      |

← SP

- **ISR hardware** (automatically)
  - PC pushed
  - SR pushed
  - Interrupt vector moved to PC
  - GIE (general interrupt enable), CPUOFF, OSCOFF and SCG1 cleared, IFG flag cleared on single source flags

|      |
|------|
| val1 |
| val2 |
| PC   |
| SR   |
|      |

← SP

- **reti** (automatically)
  - SR popped
  - PC popped

|      |
|------|
| val1 |
| val2 |
|      |
|      |
|      |

← SP

## Summary

- 26

- interrupts are used to respond to events
  - interrupts can be disabled
  - data sharing must be done carefully
  - volatile variables are needed to prevent optimizations
  - interrupt latency can be minimized by careful design of the software