

Lab 5: Stop Watches (Pre-Lab)

103061207 徐安廷

Design Specification

✓ I/O:

Inputs: clk, rst_n

Outputs: [3:0] control, [14:0] display

Block Diagram:

