Lab 1: Introduction to Verilog HDL

Objective

- ✓ Review fundamental logic components.
- ✓ Introduce Verilog HDL modeling and verification.

Prerequisite

✓ Fundamentals of logic gates.

Experiments

- 1 Design and implement a full adder. (s+cout=x+y+cin)
 - 1.1 Write the logic equation.
 - 1.2 Draw the related logic diagram.
 - 1.3 Verilog RTL representation with verification.
- Design a single digit decimal adder with input A($a_aa_aa_a$), B($b_ab_ab_b$), C_{in}(ci), and output S($s_as_as_b$) and C_{out}(co).
- 3 (Bonus) Design a 2-to-4-line decoder with enable (input in[1:0], enable en and output d[3:0]).
 - 3.1 Logic equation,
 - 3.2 Logic schematic,
 - 3.3 Verilog RTL representation with verification.

TA:		