

# EE2230 Logic Design Lab 邏輯設計實驗

## Hsi-Pin Ma 馬席彬

http://lms.nthu.edu.tw/21094
Department of Electrical Engineering
National Tsing Hua University



# Syllabus (1/2)

- Credit: 2
- Instructor: Hsi-Pin Ma (馬席彬)
  - Delta Bldg. 965, 5162206
  - E-Mail: <u>hp@ee.nthu.edu.tw</u>
  - Office hour: Thursday 1-3pm
- TA: See lms system.
- TA hour: 7-9pm on Thursday @ Lab after class



# Syllabus (2/2)

#### Textbook

\*NTHU library has the ebook.

- -\*Pong P. Chu, *FPGA Prototyping by Verilog Examples*, 2008, John Wiley & Sons.
- -M. Morris Mano and Charles Kime, *Logic and Computer Design Fundamentals*, 4th ed. 2007, Pearson International Edition.

#### Reference

-\*Michael Keating, *Reuse Methodology Manual for System-on-a-Chip Designs*, 2002, Kluwer Academic Publishers.

### Grading

- Experiments: 70%

– Final project: 20%

- Final exam: 10%



## Lab Schedule

week	Date	Contents
1	2/26	1. Introduction to Verilog RTL
2	3/5	1. Introduction to Verilog RTL
3	3/12	2. FPGA Emulation
4	3/19	3. Counters
5	3/26	4. Shift Registers (AWSSS)
6	4/2	5. Stop Watches
7	4/9	6. Simple Calculator
8	4/16	7. Electronic Clock I (Time Display)
9	4/23	8. Electronic Clock II (Multi-Function)
10	4/30	9. Speaker Control
11	5/7	10. Electronic Organ
12	5/14	11. LCD Display
13	5/21	12. LCD Display
14	5/28	Final project
15	6/4	Final exam
16	6/11	Final project
17	6/18	Final project
18	6/25	Final project (demo)

Hsi-Pin Ma



## Four Stage Lab Work

## Pre-lab assignment

Upload simulation results and get signed by TAs

#### Lab instruction

− ~40min with instructor

#### Lab work

- Rest of the lab hours with instructor & TAs
- Demo before lab hour end

## Lab report

– Due next week (before 3:20pm)



### Lab Evaluation

#### Pre-lab

- -On time: 20 (-5/week)
- -TA's score: +5

## Experiment

- -On time: 35 (-5/week)
- -Bonus: +5

## Lab report

- -On time: 25 (-5/week)
- -TA's score: +10



### **Softwares**

- Xilinx ISE webpack
  - Can be downloaded at
    - See lms system
  - -ISE
    - FPGA design and implementation tool
    - Verilog simulator



## 電子電路設計學程

