

add1

in(7:0)

out(7:0)

add1


addimm

immediate(7:0)

in(7:0)

out(7:0)

addimm



ALU

in(7:0)

zero

ALU



ALUctrl

ALUctrlbits(2:0)

data1(7:0)

data2(7:0)


clk

result(7:0)

slt\_reg

zero

ALUctrl



# ALUctrlunit



# ALUctrlunit

ctrl

inst1(2:0)

AL Uop (2:0)

memToReg (1:0)

nextctrl (1:0)

sltctrl (1:0)

AL Usrc

beq ctrl

jal ctrl

jctrl

jrctrl

memctrl

memRead


memWrite

ractrl


inst2

regWrite

ctrl



# instruction\_reg



instruction\_reg

memory

dataMemWrite(7:0)

instructions(7:0)

input\_addr(7:0)


pc(7:0)

memRead

memWrite


readData(7:0)

memory






mux2\_1\_ctrl1




mux2\_1\_ctrl1

mux2\_1\_ctrl1\_in2




mux2\_1\_ctrl1\_in2

mux2\_1\_ctrl1\_out1



mux2\_1\_ctrl1\_out1

mux2\_1\_ctrl3



mux2\_1\_ctrl3

mux3\_1

ctrl(1:0)


output1(7:0)


input0(7:0)

input1(7:0)


input2(7:0)

mux3\_1





# register\_file



# register\_file

signext\_2to8



signext\_2to8



signext\_5to8



signext\_5to8