Jeong, So, Macshane 1

Andy Jeong, Brenda So, Gordon Macshane
ECE 151A Spring 2016
22 February 2016


Project 1: Paper Processor

Abstract

This project aims to construct a circuit on Verilog Hardware Description Language whereby the paper processor (https://sites.google.com/site/kotukotuzimiti/Paper_Processor) is implemented. The Verilog code takes in the modules (.v) – checking, dff_reset_negedge, dff_reset_posedge, halt, increment, jno, programcounter, fulladder, memory – which take the inputs and outputs the data bits according to the primitive logic gates event-driven cases (always block) and time delays (#). The instruction.bin file takes in the instruction codes, which are picked out based on the logic, and determines the data output.

Diagram (refer to waveform.png)

Waveform 1: Paper Processor implementation for time duration = 69 (ns)



Sample Output (refer to sample_output.txt)

VCD info: dumpfile pp.vcd opened for output.

time = 0	PC = xx instruct = xx out = 00 stat = 0
time = 1	PC = 00 instruct = 00 out = 00 stat = 0
time = 5	PC = 01 instruct = 01 out = 01 stat = 0
time = 13	PC = 10 instruct = 00 out = 01 stat = 0
time = 14	PC = 00 instruct = 00 out = 01 stat = 0
time = 21	PC = 01 instruct = 01 out = 01 stat = 0
time = 22	PC = 01 instruct = 01 out = 10 stat = 0
time = 29	PC = 10 instruct = 00 out = 10 stat = 0
time = 30	PC = 00 instruct = 00 out = 10 stat = 0
time = 37	PC = 01 instruct = 01 out = 10 stat = 0
time = 38	PC = 01 instruct = 01 out = 11 stat = 0
time = 45	PC = 10 instruct = 00 out = 11 stat = 0
time = 46	PC = 00 instruct = 00 out = 11 stat = 0
time = 53	PC = 01 instruct = 01 out = 11 stat = 0
time = 54	PC = 01 instruct = 01 out = 00 stat = 1
time = 61	PC = 10 instruct = 00 out = 00 stat = 1
time = 69	PC = 11 instruct = 10 out = 00 stat = 1

Compiling and Running the Code (refer to *Makefile*)

*need iverilog (Icarus Verilog) and GTKwave installed

To compile, run and show waveform using gtkwave simulator:

```
make —f Makefile

What is under <u>Makefile</u>?

SOURCE = main_tb.v

WAVE = gtkwave

all:

iverilog -o pp.vvp $(SOURCE)

vvp pp.vvp

$(WAVE) pp.vcd

clean:

rm -rf *.vvp *.vcd
```

Optional:

To compile separately on terminal:

iverilog -o <objectname> main_tb.v

To run the compiled object file:

vvp <objectname>

To change the instruction:

change the bits in instruct.bin

Paper Processor Design

The 2-bit Paper Processor Instructions

```
inc //increments the address, register jno 00_{(2)} //jump if not overflow hlt //halt nop //no operation
```

Verilog Code

Main Testbench Code (refer to main_tb.v)

```
//
// School: The Cooper Union
// Course: ECE151A Spring 2016
// Assignment: Paper Processor
// Group members: Andy Jeong, Brenda So, Gordon Macshane
// Date: 2/22/2016
//
//-----Instructions-----
// Instructions Guide:
//
              INC: 00(2)
//
              JNO: 01(2)
//
             HLT: 10(2)
//
// Instructions for the 2-bit paper processor:
//
             IS1: INC
//
              IS2,3: JNO 00(2)
//
             IS4: HLT
//
`timescale 1ns/1ns
`include "memory.v"
`include "increment.v"
`include "programcounter.v"
`include "halt.v"
`include "jno.v"
`include "checking.v"
`include "dff reset negedge.v"
`include "dff reset posedge.v"
module main tb();
reg reg status;
                                                    // status register
reg reg_clock;
                                                           // clock register
                                                    //used to initialize the
reg [1:0] reg_reset;
program counter
                                                            // output
reg [1:0] reg output;
registers
out
                                                            // ING logic:
wire wire_adder_to_status;
ddding to status
wire [1:0] wire instruction from memory;
                                                            // output
instruction from ram
wire [1:0] wire_instruction_checked;
                                                            // actual
instruction after checking
```

```
wire wire monostable clock;
                                                    // monostable clock induced by inc
logic
wire wire clock from halt;
       // clock induced by halt
wire wire monostable clock status 0;
wire wire enabled;
wire wire enabled status;
wire [1:0] wire program counter;
                                                                      // Counter:
program counter output
initial begin
        //print out on console
        $monitor ("PC = %b instr = %b reg = %b status = %b", wire program counter,
wire instruction from memory, reg output, reg status);
        reg clock = 0;
                                                    // initialize clock to be 0
        reg status = 0;
                                          // initialize status to be 0
        reg output= 2'b00;
                                                   // initialize value register
                                                    // Resettting logic
        reg reset= 2'b00;
        #1 reg reset = 2'b11;
                                          //Resetting program counter
        #1 reg reset= 2'b00;
        #80 $finish;
                                                    //simulation runs for 80 seconds
end
initial begin
        $dumpfile ("pp.vcd"); //waveform file output in .vcd format
    $dumpvars;
end
always @(posedge wire monostable clock status 0)
begin
        reg output[0] <= wire adder to output[0];</pre>
        reg output[1] <= wire adder to output[1];</pre>
        reg_status <= wire_adder_to_status;</pre>
end
always
        #4 reg_clock = ~reg_clock; // Generate clock
memory memory0 (wire program counter, wire instruction from memory);
programcounter pc0(wire program counter, wire clock from jno, reg reset,
wire instruction from memory, wire clock from halt, wire enabled status);
and al (wire monostable clock status 0, wire monostable clock, !reg status);
checking checking (wire instruction checked, wire enabled,
wire instruction from memory);
```

```
increment increment0(wire_adder_to_output,
wire_adder_to_status,wire_monostable_clock,wire_clock_from_halt,
reg_output,wire_instruction_checked);

jno jno0(wire_enabled, wire_enabled_status, wire_clock_from_jno, reg_status,
wire_instruction_checked, wire_clock_from_halt);

halt halt0(wire_clock_from_halt, reg_clock,
wire_instruction_checked);
endmodule
```

checking.v

```
// Module Name: checking.v
// Description: checks if either of two inputs is HIGH at a certain time
`timescale 1ns / 1ns
module checking(instruct_checked, enabled, instruct_from_jno);
//----Input Ports-----
input [1:0] instruct from jno;
input enabled;
//----Output Ports-----
output [1:0] instruct checked;
//input and output can be declared again as wires to pass into modules
wire [1:0] instruct;
wire enabled;
wire [1:0] instruct checked;
or o1(instruct_checked[1], enabled, instruct_from_jno[1]);
or o2(instruct checked[0], enabled, instruct from jno[0]);
endmodule
```

dff reset negedge.v

```
// Module Name: dff_reset_negedge.v
// Description: D flip flop that sets and resets at negedge
`timescale 1ns / 1ns
module dff_reset_negedge (clk, s, r, d, output_q, output_not_q);
      input clk, s, r, d;
      output output_q, output_not_q;
      reg output q, output not q;
      always @(negedge r) begin
            output_q = 1'b0;
            output not q = 1'b1;
      always @(negedge s) begin
            output q = 1'b1;
            output_not_q = 1'b0;
      always @(posedge clk) begin
            output q = d;
            output_not_q = ~d;
            end
endmodule
```

dff reset posedge.v

```
// Module Name: dff_reset_posedge.v
// Description: D flip flop that sets and resets at posedge
`timescale 1ns / 1ns
module dff_reset_posedge (clk, s, r, d, output_q, output_not_q);
      input clk, s, r, d;
      output output_q, output_not_q;
      reg output q, output not q;
      always @(posedge r) begin
            output_q = 1'b0;
            output not q = 1'b1;
      always @(posedge s) begin
            output q = 1'b1;
            output_not_q = 1'b0;
      always @(posedge clk) begin
            output_q = d;
            output_not_q = ~d;
            end
endmodule
```

halt.v

```
// Module Name: halt.v
// Description: takes clock input and according to the current instruction it
// determines if the clock should go on or not
`timescale 1ns / 1ns
module halt(pulse, clk, instruction_from_jno);
//-----Input Ports-----
input [1:0] instruction_from_jno; //input a 2 bit register from JNO
input clk;
//----Output Ports-----
output pulse;
wire [1:0] instruct;
wire clk;
wire pulses;
wire [1:0] w;
//-----Instructions----
and a1(w[1], instruction_from_jno[1], !instruction_from_jno[0]);
not n1(w[0], w[1]);
and(pulse, clk, w[0]);
endmodule
```

increment.v

```
// Module Name: increment.v
// Description: increments 2-bit value from previous
`timescale 1ns / 1ns
`include "fulladder.v"
module increment (adder to output, adder to status, output monostable, output pulse,
out, instruct_checked);
//----Input Ports-----
input [1:0] out;
input output_pulse;
//----Output Ports-----
inout [1:0] adder to output;
output adder to status;
output output monostable;
//input and output can be declared again as wires to pass into modules
wire [1:0] instructA;
wire [1:0] out;
wire output pulse;
wire [1:0] adder to output;
wire status;
reg output_monostable;
//----Intermediate Wires----
wire w1;
//----instructions-----
and (w1, output pulse, !instruct checked[1], !instruct checked[0]);
initial begin
output monostable = 0;
always @(posedge w1)
begin
     output monostable = 1;
     output monostable = 0;
end
```

```
fulladder adder(adder_to_status, adder_to_output, out);
endmodule
```

jno.v

```
// Module Name: jno.v
// Description: from the current instructions, outputs ENABLE for checking and counter
`timescale 1ns/1ns
module jno(enable, enable status, openpulse, sta, instruct, pulses);
//----Input Ports-----
input [1:0] instruct; //input a 2 bit register from JNO
input pulses;
input sta;
//----Output Ports-----
output enable;
output enable status;
output openpulse;
//----Input ports Data Type-----
// By rule all the input ports should be wires
wire [1:0] instruct;
wire pulses;
wire sta;
//----Output Ports Data Type-----
// Output port can be a storage element (reg) or a wire
wire enable;
wire enable status;
//----Intermediate Wires----
reg s;
wire not enable, not enable status;
wire w1, w2;
reg mem;
reg pulser;
wire openpulse;
reg openpulser;
//----Instructions-----
```

```
initial begin
s = 0;
r = 0;
pulser = 0;
openpulser = 0;
end
and al(w1, !instruct[1], instruct[0]);
and a2(w2, !sta, !instruct[1], instruct[0]);
and a3 (openpulse, !sta, openpulser);
always @(posedge w1)
begin
        #1
        pulser = 1;
        #8
        openpulser = 1;
        openpulser = 0;
        #1
        pulser = 0;
        #1
        pulser = 1;
        #1
        pulser = 0;
end
dff_reset_negedge dff3(pulser, s, r, w1, enable, not_enable); //enabling the checking
dff_reset_negedge dff4(pulser, s, r, w2, enable_status, not_enable_status); //enabling
for counter
endmodule
```

programcounter.v

```
// Module Name: programcounter.v
// Description: counter
`timescale 1ns / 1ns
module programcounter(select, clk_pulse, reset, input_from_jno, clk, enabled);
//----Input Ports-----
input clk;
                         //input clock signal
input enabled; //input enabling JNO register addresses
                        //for resetting
input [1:0] reset;
input clk pulse;
//----Output Ports-----
output [1:0] select;
//----Input ports Data Type-----
// By rule all the input ports should be wires
wire [1:0] input from jno;
wire clk;
wire enabled;
wire [1:0] R;
wire clk pulse;
//----Output Ports Data Type-----
// Output port can be a storage element (reg) or a wire
wire [1:0] select;
//----Intermediate Wires----
wire [1:0] wire select from logic;
wire w1, w2,w3,w4, w5, w6;
wire [1:0] wire d ff input;
wire [1:0] wire set from logic;
wire [1:0] wire reset from logic;
//-----Instructions-----
and al(wire_set_from_logic[0], clk_pulse, enabled, input_from_jno[0]);
and a2(wire_set_from_logic[1], clk_pulse, enabled, input_from_jno[1]);
and a3(w3, clk pulse, enabled, !input from jno[0]);
and a4(w4, clk pulse, enabled, !input from jno[1]);
or ol(wire reset from logic[0], w3, reset[0]); //R[0] is 0, w1 goes from 0 to 1
or o2(wire reset from logic[1], w4, reset[1]); //
```

```
dff_reset_posedge dff0(clk, wire_set_from_logic[0], wire_reset_from_logic[0],
    wire_d_ff_input[0], select[0], wire_select_from_logic[0]);
    dff_reset_posedge dff1(clk, wire_set_from_logic[1], wire_reset_from_logic[1],
    wire_d_ff_input[1], select[1], wire_select_from_logic[1]);
    and a5(w1, wire_select_from_logic[0], select[1]);
    and a6(w2, wire_select_from_logic[1], select[0]);
    or o3(wire_d_ff_input[1], w1, w2);
    and a7(wire_d_ff_input[0], wire_select_from_logic[0],1);
    endmodule
```

fulladder.v

```
// Module Name: fulladder.v
// Description: Full Adder where 1 is always added to the previous number
`timescale 1ns / 1ns
module fulladder(status, sum, a);
//----Input Ports-----
inout [1:0] a; //input a 2 bit register
//----Output Ports-----
output [1:0] sum; //output 2 bit registers
output status; //see whether registers overflown
//----Input ports Data Type-----
// By rule all the input ports should be wires
wire [1:0] a;
wire [1:0] b;
//----Output Ports Data Type-----
// Output port can be a storage element (reg) or a wire
wire [1:0] sum;
wire status;
//----Intermediate Wires----
wire w0, w1, w2, w3;
//----Instructions-----
```

```
//set LSB of input to sum[0]
xor u0(sum[0],a[0], 1'b1);

//set MSB of input to sum[1]
and u1(w0, a[0], 1'b1);
xor u2(w1, a[1], 1'b0);
and u3(w2, a[1], 1'b0);
and u4(w3, w0, w1);
xor u5(sum[1], w0, w1);

//set carry out to be status
or u6(status,w2, w3);
endmodule
```

memory.v

```
// Module Name: memory.v
// Description: loads data from instruction binary file
`timescale 1ns / 1ns
module memory(addr, data);
parameter Instructions = "./instruction.bin";
//----Input Ports-----
input [1:0] addr;
//----Output Ports-----
output [1:0] data;
reg [1:0] ram_reg [0:3];
wire [1:0] addr;
wire [1:0] data;
//----load instructions-----
//2 bit wide, 4 bit deep register memory
initial begin
     $readmemb(Instructions, ram_reg);
end
assign data = ram reg[addr];
endmodule
```

