Team09 Lab3 Report

b11901003 方嘉麟 b11901091 鄭淳芸 b11901148 李承彥

1. File Structure
team09_lab3
|- team09_lab3_report.pdf
|- src/
|- DE2_115/
|- DE2_115.sv
|- Debounce.sv
|- SevenHexDecoder.sv
|- Altpll/
|- Altpll.v
|- AudDSP.sv
|- AudPlayer.sv
|- AudRecorder.sv
|- AudPlayer.sv
|- AudPlayer.sv

2. System Architecture

| - Top.sv




Figure 1: System Architecture

3. Hardware Scheduling

a. FSM

i. Top




Figure 2: FSM of Top.

ii. I2cInitializer




Figure 2: FSM of I2cInitializer.

iii. AudRecorder




Figure 4: FSM of AudRecorder.

IDLE: set output data and SRAM address to 0 and wait for *i_start* to start recording.

RECORD: record input data for 16 cycles

TMP_FIN: temporarily pause and wait for the next i_LRC to be the opposite channel and go to WAIT.

WAIT: wait for the next i_LRC signal to be the desired channel and start recording

PAUSE: pause the recording, and keep the same SRAM address

iv. AudDSP





Figure 5: FSM of AudDSP

v. AudPlayer




IDLE, WAIT: wait for *i_en* and *i_LRC* to start playing and load data before switching to wait

PLAY: load input data and transfer the data into I2S format TMP_FIN: finish the transfer of the current data and wait for the i_lrc signal to change.


b. DSP functions

- i. play speed determination: A table is established to be looked up when a speed signal is sent from DE2_115.sv -> Top.sv -> AudDSP.sv, which will then control the speed of the update of sram address and thus present the effect of playing music with different speed.
- ii. interpolation method:Based on the input interpolation decision signal, different interpolation methods will be activated when playing music with slower speed. A counter will decide when to get a new audio signal and the weight of different data to form a linear combination of audio signals. 1/2, 1/4,1/8 play speed are easily attained by shifting the combined signals, while 1/3 play speed is achieved by an approximated division. 1/5,1/6,1/7 play speed are using similar methods of 1/4, 1/8, 1/8 respectively and the reasons will be discussed later.
- iii. communicate with player:Since signal are sent on specific moments according to I2S protocol, DSP needs to control when to enable and send right signals to the player. This is achieved by following DACLRCK and requesting for memory data right after the opposite edge of DACLRCK.

4. Fitter Summary 截圖



5. Timing Analyzer截圖









Table of Contents	ij.	Slow	1200mV	85C Model Setup: 'AUD_BCLK'		
■ SDC File List	^		Slack	From Node	To Node	^
== Clocks		14	-4.782	Top:top0 state_r.S_RECD_PAUSE	Top:top0 AudRecorder:recorder0 state.S_WAIT	
➤ Slow 1200mV 85C Model		15	-4.766	Top:top0 state_r.S_RECD_PAUSE	Top:top0 AudRecorder:recorder0 state.S_PAUSE	
■ Fmax Summary		16	-4.745	Top:top0 state_r.S_RECD_PAUSE	Top:top0 AudRecorder:recorder0 state.S_RECORD	
Timing Closure Recomme		17	-4.585	Top:top0 state_r.S_RECD_PAUSE	Top:top0 AudRecorder:recorder0 state.S_IDLE	
setup Summary		18	-4.584	Top:top0 state_r.S_RECD_PAUSE	Top:top0 AudRecorder:recorder0 state.S_TMP_FIN	
E Hold Summary		19	-4.572	Debounce:deb2 neg_r	Top:top0 AudRecorder:recorder0 state.S_TMP_FIN	
■ Recovery Summary		20	-4.510	Debounce:deb2 neg_r	Top:top0 AudRecorder:recorder0 state.S_IDLE	
■ Removal Summary		21	-4.482	Top:top0 AudDSP:dsp0 o_player_en_r	Top:top0 AudPlayer:player0 state.S_PLAY	
ः Minimum Pulse Width Sun		22	-4.336	Debounce:deb0 neg_r	Top:top0 AudRecorder:recorder0 state.S_WAIT	
➤ I Worst-Case Timing Paths		23	-4.315	Debounce:deb0 neg_r	Top:top0 AudRecorder:recorder0 state.S_PAUSE	
■ Setup: 'pll0 altpll_0 sd:		24	-4.308	Debounce:deb0 neg_r	Top:top0 AudRecorder:recorder0 state.S_RECORD	
■ Setup: 'AUD_BCLK'		25	-4.224	Top:top0 state_r.S_IDLE	Top:top0 AudRecorder:recorder0 state.S_WAIT	
■ Setup: 'altera_reserved		26	-4.208	Top:top0 state_r.S_IDLE	Top:top0 AudRecorder:recorder0 state.S_PAUSE	
ः Setup: 'pll0 altpll_0 sd		27	-4.189	Top:top0 state_r.S_IDLE	Top:top0 AudRecorder:recorder0 state.S_RECORD	
■ Hold: 'pll0 altpll_0 sd1		28	-4.186	Top:top0 AudDSP:dsp0 o_player_en_r	Top:top0 AudPlayer:player0 ack_flag	
■ Hold: 'AUD_BCLK'		29	-4.159	Top:top0 AudDSP:dsp0 o_processed_data_r[9]	Top:top0 AudPlayer:player0 dac_data[9]	
■ Hold: 'altera_reserved_		30	-4.147	Debounce:deb0 neg_r	Top:top0 AudRecorder:recorder0 state.S_TMP_FIN	
■ Hold: 'pll0 altpll_0 sd1		31	-4.145	Debounce:deb0 neg_r	Top:top0 AudRecorder:recorder0 state.S_IDLE	
Recovery: 'altera resen	~	33	-4 136	Ton-tonOlAudDSD-denOlo proceed data r[4]	Ton:ton() AudDlaver:nlaver() Idac data[4]	~
< >		<			>	


■ SDC File List	^		Slack	From Node		To
■ Clocks						
➤ Slow 1200mV 85C Model			-0.361	pll0 altpll_0 sd1 pll7 clk[1]	sld_signaltap:auto_signaltap_	
			-0.361	pll0 altpll_0 sd1 pll7 dk[1]	sld_signaltap:auto_signaltap_	
Fmax Summary		3	-0.348	pll0 altpll_0 sd1 pll7 clk[2]	sld_signaltap:auto_signaltap_	_0 ac
Timing Closure Recomme		4	-0.348	pll0 altpll_0 sd1 pll7 clk[2]	sld_signaltap:auto_signaltap_	_0 ac
E Setup Summary		5	-0.339	pll0 altpll_0 sd1 pll7 clk[0]	sld_signaltap:auto_signaltap_	_0 ao
E Hold Summary		6	-0.323	pll0 altpll_0 sd1 pll7 clk[1]	sld_signaltap:auto_signaltap_	_0 ac
Recovery Summary		7	-0.321	pll0 altpll_0 sd1 pll7 dk[1]	sld_signaltap:auto_signaltap_	_0 ac
Removal Summary		8	-0.219	pll0 altpll_0 sd1 pll7 dk[0]	sld_signaltap:auto_signaltap	
Minimum Pulse Width Sur	1	9	0.255			
➤ Image: Worst-Case Timing Paths			0.273	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][82]		
≡ Setup: 'pll0 altpll_0 sd		11	0.327	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][59]		-
■ Setup: 'AUD_BCLK'			0.327	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][147]		
■ Setup: 'altera_reserved	.		0.328	sld_signaltap:auto_signaltap_0 slp_body acq_data_in_pipe_reg[3][1]		•
■ Setup: 'pll0 altpll_0 sd			0.336	sld_signaltap:auto_signaltap_0 slp_body acq_data_in_pipe_reg[3][2]		
== Hold: 'pll0 altpll_0 sd1			0.341	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][126]		
■ Hold: 'AUD_BCLK'			0.341	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][120]		
■ Hold: 'altera_reserved_			0.342			•
■ Hold: 'pll0 altpll_0 sd1				sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][123]		
■ Recovery: 'altera reser	~		0.346 n 347	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][18]	siu_signaltap:auto_signaltap_	_U S.
Tecovery, ditera reserv		10	n 44/	eld eignaltanguito eignaltan iller hodylacg data in ning rogil 311361	cid cidnaltan ailto cidnaltan	nic


























Table of Contents [‡]	₽ Fa	st 1200mV	OC Model Hold: 'pll0 altpll_0 sd1 pll7 clk[0]'	
■ Setup Summary	^	Slack	From Node	To ^
■ Hold Summary	1	-0.195	pll0 altpll_0 sd1 pll7 clk[2]	sld_signaltap:auto_signaltap_0 ac
■ Recovery Summary	2	-0.194	pll0 altpll_0 sd1 pll7 clk[2]	sld_signaltap:auto_signaltap_0 ac
■ Removal Summary	3	-0.185	pll0 altpll_0 sd1 pll7 clk[0]	sld_signaltap:auto_signaltap_0 ac
ः Minimum Pulse Width Sun	4	-0.169	pll0 altpll_0 sd1 pll7 clk[1]	sld_signaltap:auto_signaltap_0 ao
➤ Image: Worst-Case Timing Paths	5	-0.168	pll0 altpll_0 sd1 pll7 clk[1]	sld_signaltap:auto_signaltap_0 ao
■ Setup: 'pll0 altpll_0 sd:	6	-0.129	pll0 altpll_0 sd1 pll7 clk[0]	sld_signaltap:auto_signaltap_0 ao
■ Setup: 'AUD_BCLK'	7	-0.128	pll0 altpll_0 sd1 pll7 clk[1]	sld_signaltap:auto_signaltap_0 ac
■ Setup: 'altera_reserved	8	-0.126	pll0 altpll_0 sd1 pll7 clk[1]	sld_signaltap:auto_signaltap_0 ao
■ Setup: 'pll0 altpll_0 sd:	9	0.078	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][121]	sld_signaltap:auto_signaltap_0 s
■ Hold: 'AUD_BCLK'	10	0.097	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][82]	sld_signaltap:auto_signaltap_0 s
== Hold: 'pll0 altpll_0 sd1	11	0.127	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][59]	sld_signaltap:auto_signaltap_0 s
■ Hold: 'pll0 altpll_0 sd1	12	0.127	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][147]	sld_signaltap:auto_signaltap_0 s
■ Hold: 'altera_reserved_	13	0.128	sld_signaltap:auto_signaltap_0 slp_body acq_data_in_pipe_reg[3][1]	sld_signaltap:auto_signaltap_0 s
■ Recovery: 'altera_resen	14	0.132	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][123]	sld_signaltap:auto_signaltap_0 s
■ Removal: 'altera_reserv	15	0.133	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][126]	sld_signaltap:auto_signaltap_0 s
■ Minimum Pulse Width:	16	0.133	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][116]	sld_signaltap:auto_signaltap_0 s
■ Minimum Pulse Width:	17	0.134	sld_signaltap:auto_signaltap_0 slp_body acq_data_in_pipe_reg[3][2]	
■ Minimum Pulse Width:	18	0.136	sld_signaltap:auto_signaltap_0 slbody acq_data_in_pipe_reg[3][154]	sld_signaltap:auto_signaltap_0 s
Minimum Pulse Width:		N 137	eld cionaltan auto cionaltan Olel hodylaco data in nino reo[3][107]	eld cionaltan auto cionaltan Olc
< >	<			>



6. 遇到的問題與解決辦法

- a. 我們原本 I2C 的 SDAT 是在 posedge 更新的, 結果發現 WM8732 不會產生 LRCK, 後來才發現因為 WM8732 是在 posedge 讀資料, 所以資料應該要提早準備好, 於是我們把 SDAT 改成在 negedge 更新。
- b. 雜音問題:
 - i.一般雜音問題的話除了dsp裡面signed的問題之外, I2S的傳遞差一個bit 也會影響, 還是聽得出來錄製內容, 只是會有背景噪音, 因此寫的時候要注意 I2S的傳遞。
 - ii.慢速播放奇數分母1次插值雜音問題的部分, 我們有用過除法及近似除 法來解決過, 但都無法有效解決問題。最後我們參考在1/2,1/4,1/8倍速聲 音較乾淨的case, 做了一次插值上的近似。以1/7倍速為例, 將其近似成1/8 的線性組合, 因此會以8:0, 7:1, 6:2, 5:3, 4:4, 3:5, 2:6的方式填補空缺。
- c. debug工具:採用Quartus內的signal tap功能,可以即時了解訊號在FPGA上傳遞的情況。

7. Bonus

- a. 錄音機state顯示:顯示錄音機處於錄製,播放,暫停等狀態,以七段顯示器顯示
- b. 播放倍速顯示:顯示錄音機播放倍速

- c. 錄音與播放秒數:可隨播放速度變化,於Top.sv內處理
- d. 倒帶播放:將錄製內容倒著播放出來,會從錄製結束的位置開始往回播放 ,避免播出雜音

8. 心得

這次的lab雖然不像上次有演算法的部分需要理解一下,但因為開始需要在實作上與FPGA板上其他晶片溝通,因此處理protocol的部分花了不少時間。除此之外,因為整體系統逐漸擴大,因此在分工時需要更詳細討論各部分的溝通方式,也同時滿足各protocol的要求。這次最大的收穫之一應該是debug工具的使用,可以了解FPGA上面訊號的正確性,不再只是自己寫tb猜訊號的正確性,為之後final project增加一大利多。