Solution of Mid-term Exam I

Electronics (III) 2011

Prepared by Shih-Hsiung Chien

 With less than 25 words, please list the name of the four feedback amplifiers (e.g. Trans... amplifier) and their corresponding topologies (e.g. series-shunt). (16%)

- Voltage amplifier ↔ series-shunt (4%)
- ◆ Current amplifier ↔ shunt-series (4%)
- ◆ Trans-conductance amplifier ↔ series-series (4%)
- ◆ Trans-impedance amplifier ↔ shunt-shunt (4%)
 /Trans-resistance amplifier


Question 2

• Consider a closed-loop circuit shown in Fig. P2. Assume that the input impedance of the basic amplifier is **infinite**, open-loop gain μ =6000 V/V, r_o =R $_L$ =100 k Ω , R $_1$ = R $_2$ = 50k Ω , C $_L$ =1pF, please **respectively** calculate the **dc gain of the loop gain**, and the **dominant pole location of the loop gain** by


(a) breaking the loop at XX'. (10%)

(b) breaking the loop at the output of the basic amplifier Y.

Question 2 (cont.)



Question 2 (cont.)



Question 3

- Please give definitions of the following terms for an op amp.
 - (a) -3dB bandwidth (5%)

the frequency at which the gain is attenuated by 3dB, it is also located at the dominant pole frequency.

- (b) unity-gain bandwidth (5%) the frequency at which the gain drops to unity.
- (c) CMRR (5%)
 ratio of differential gain to common-mode gain

$$\equiv CMRR = \frac{A_{dm}}{A_{cm}}$$



Question 3 (Cont.) Taken by Hank EE102A

(d) PSRR (5%)

$$\begin{cases} PSRR^{+} \equiv \frac{A_{d}}{A^{+}} \\ PSRR^{-} \equiv \frac{A_{d}}{A^{-}} \end{cases}, where \begin{cases} A^{+} \equiv \frac{v_{o}}{v_{dd}} \\ A^{-} \equiv \frac{v_{o}}{v_{gnd}} \end{cases}$$

A_d ≡ small-signal differential gain

A+ ≡ small-signal gain from the positive supply rail to the output

A⁻ ≡ small-signal gain from the negative supply rail to the output

Taken by Hank EE102A Question 4


- Fig. P4 shows a two-stage op amp with a simple bias circuit. Assume $\mu_n C_{ox} = 200 \mu A/V^2$, $\mu_p C_{ox} = 80 \mu A/V^2$, $|V_{tp}| = 0.8 V$, and $I_{D8} = 20 \mu A$, $I_{D5} = 200 \mu A$, I_{D7} =500 μ A, and $(W/L)_{M5}$ =(20 μ m/1 μ m), $(W/L)_{M7}$ =(50 μ m/1 μ m), (W/L)_{M3}=(10μm/1μm). Without considering the channel-length modulation, please
 - (a) calculate (W/L)_{M8}. (5%) current mirror between M8 and M5

$$=\left(\frac{W}{L}\right)_{M8}:\left(\frac{W}{L}\right)_{M5}=I_{D8}:I_{D5}=\boxed{\left(\frac{W}{L}\right)_{M8}=\left(\frac{2\mu m}{1\mu m}\right)}$$

(b) calculate R_b. (5%)

$$\begin{split} I_{D8} &= \frac{1}{2} \mu_p C_{OX} \bigg(\frac{W}{L} \bigg)_{M8} V_{OP8}^{2} \\ \Rightarrow V_{OP8} &= 0.5 V \end{split}$$

$$\Rightarrow R_b = \frac{3.3 - V_{OV8} - \left| V_{tp} \right|}{I_{D0}} = 100 \, k\Omega$$



Question 4 Taken by Hank EE102A

- Fig. P4 shows a two-stage op amp with a simple bias circuit. Assume $\mu_n C_{ox} = 200 \mu A/V^2$, $\mu_p C_{ox} = 80 \mu A/V^2$, $|V_{tp}| = 0.8V$, and $I_{D8} = 20 \mu A$, $I_{D5} = 200 \mu A$, $I_{D7} = 500 \mu A$, and $(W/L)_{M5} = (20 \mu m/1 \mu m)$, $(W/L)_{M7} = (50 \mu m/1 \mu m)$, $(W/L)_{M3} = (10 \mu m/1 \mu m)$. Without considering the channel-length modulation, please
 - (a) calculate (W/L)_{M8}. (5%) current mirror between M8 and M5


$$\Rightarrow \left(\frac{W}{L}\right)_{M8} : \left(\frac{W}{L}\right)_{M8} = I_{D8} : I_{D5} \Rightarrow \left(\frac{W}{L}\right)_{M8} = \left(\frac{2\mu m}{1\mu m}\right)$$

(b) calculate R_b. (5%)

$$I_{D8} = \frac{1}{2} \mu_p C_{OX} \left(\frac{W}{L}\right)_{M8} V_{OV8}^{2}$$

$$\Rightarrow V_{OV8} = 0.5V$$

$$\Rightarrow R_b = \frac{3.3 - V_{OV3} - \left| V_{tp} \right|}{I_{D8}} = \boxed{100 \, k\Omega}$$



Question Taken by Hank EE102A

(c) design the (W/L)_{M6} to minimize the input systematic offset if the input stage is perfectly balanced. (5%)

$$I_{D3}:I_{D6} = \left(\frac{W}{L}\right)_{M3}: \left(\frac{W}{L}\right)_{M6}$$

$$I_{D5}:I_{D7} = \left(\frac{W}{L}\right)_{M3}: \left(\frac{W}{L}\right)_{M7} = (2 \cdot I_{D8}):I_{D6}$$

$$\left(\frac{W}{L}\right)_{M6} = \frac{2 \cdot \left(\frac{W}{L}\right)_{M3} \cdot \left(\frac{W}{L}\right)_{M7}}{\left(\frac{W}{L}\right)_{M5}} = \frac{50 \, \mu m}{1 \, \mu m}$$

$$R_b \geqslant M3$$

$$M3$$

$$M4$$

$$M6$$

(d) find the output swing of the op amp. (5%)

$$I_{D6} = \frac{1}{2} \mu_n C_{OX} \left(\frac{W}{L}\right)_{M6} V_{OF6}^{2} \Rightarrow V_{OF6} \approx 0.316V$$

output swing:

$$0.316V = V_{OV6} \le v_{OU7} \le V_{DD} - V_{OV7} = VDD - V_{OV8} = 2.8V$$

Question 5

Taken by Hank EE102A


• A folded-cascode op amp is shown in Fig. P5 where $I_{M11}=200\mu A$, $I_{M10}=300\mu A$, and $|V_{OV}|$ for all transistors is 0.2V. Assuming $\lambda_n=0.1V^{-1}$, $\lambda_p=0.2V^{-1}$, $V_{DD}=3.3V$, $V_{tn}=0.8V$, $|V_{tp}|=0.8V$, and $C_L=1$ pF, please

(a) calculate dc gain. (5%)

$$\begin{split} r_{\rm ds} &= \frac{1}{\lambda I_{\rm D}}, \; g_{\rm m} = \frac{2I_{\rm D}}{V_{\rm OV}} \\ A_{\rm d} &= g_{\rm ml} \cdot R_{\rm OUT} = g_{\rm ml} \cdot \left\{ (g_{\rm m4} r_{\rm ds4}) \cdot (r_{\rm ds2} / / r_{\rm ds10}) \right\} / \left[g_{\rm m6} r_{\rm ds6} r_{\rm ds8} \right] \approx 1 m \cdot 625 k = 625 (V/V) \end{split}$$

Slew Rate =
$$\frac{I_{D11}}{C_t}$$
 = 200 (V / μ s)

(c) specify which node is the positive input terminal v_{IN1} or v_{IN2}). Explain your answer. (5%)



Question 5 Taken by Hank EE102A

• A folded-cascode op amp is shown in Fig. P5 where $I_{M11}=200\mu A$, $I_{M10}=300\mu A$, and $|V_{OV}|$ for all transistors is 0.2V. Assuming $\lambda_n=0.1V^{-1}$, $\lambda_p=0.2V^{-1}$, $V_{DD}=3.3V$, $V_{tn}=0.8V$, $|V_{tp}|=0.8V$, and $C_L=1$ pF, please

(a) calculate dc gain. (5%)


$$r_{ds} = \frac{1}{\lambda I_D}, g_m = \frac{2I_D}{V_{OV}}$$

$$A_d = g_{m1} \cdot R_{OUT} = g_{m1} \cdot \{(g_{m4}r_{ds4}) \cdot (r_{ds2}//r_{ds10})\} / [g_{m6}r_{ds6}r_{ds8}]\} \approx 1m \cdot 625k = 625V/V)$$

(b) calculate slew rate. (5%)

Slew Rate =
$$\frac{I_{D11}}{C_L} = 200 (V / \mu s)$$

(c) specify which node is the positive input terminal v_{IN1} or v_{IN2}). Explain your answer. (5%)



- A wide-swing current mirror is shown in Fig. P6. Assume V_{tn}=0.7V for all transistors, and I_{bas}=I_{in}=I_{out}. The V_{OV} of M₁, M₂, M₃, M₄ are 0.3V. In order to minimize the allowable output voltage.
 - (a) find V_{OV} of M₅. (3%)


$$\begin{array}{l} let \ V_{DS2} = V_{DO4} = V_{OV} \\ \Rightarrow V_{bim} = 2 \cdot V_{OV} + V_{t} = 1.3V \\ \Rightarrow V_{OV5} = V_{bim} - V_{t} = 2V_{OV} = 0.6V \end{array}$$

(b) if $(W/L)_{M1}=(W/L)_{M2}=n_1\cdot(W/L)_{M3}=n_1\cdot(W/L)_{M4}=n_2\cdot(W/L)_{M5}$, what are the values of n_1 and n_2 should be designed? (6%)

$$I \propto \left(\frac{W}{L}\right) \cdot V_{OF}^{-2}$$

$$\therefore I_{bin} = I_{in} = I_{out} \wedge V_{OFS} = 2 \cdot V_{OF1-4}$$

$$\Rightarrow \begin{cases} n_1 = 1 \\ n_2 = 4 \end{cases}$$



Question Taken by Hank EE102A

- A wide-swing current mirror is shown in Fig. P6. Assume V_{tn}=0.7V for all transistors, and I_{bias}=I_{in}=I_{out}. The V_{OV} of M₁, M₂, M₃, M₄ are 0.3V. In order to minimize the allowable output voltage,
 - (a) find V_{OV} of M₅. (3%)

$$\begin{array}{l} let \ V_{DS2} = V_{DS4} = V_{OV} \\ \Rightarrow V_{bias} = 2 \cdot V_{OV} + V_t = 1.3V \\ \Rightarrow V_{OV5} = V_{bias} - V_t = 2V_{OV} = 0.6V \end{array}$$

(b) if $(W/L)_{M1} = (W/L)_{M2} = n_1 \cdot (W/L)_{M3} = n_1 \cdot (W/L)_{M4} = n_2 \cdot (W/L)_{M5}$, what are the

values of n₁ and n₂ should be designed? (6%)

$$I \propto \left(\frac{W}{L}\right) \cdot V_{OV}^{-2}$$

$$\therefore I_{block} = I_{bn} = I_{out} \wedge V_{OV5} = 2 \cdot V_{OV1-4}$$

$$\Rightarrow \begin{cases} n_1 = 1 \\ n_2 = 4 \end{cases}$$

