# ECE 111: Advanced Digital Design Project 2024

The Viterbi Algorithm March 21, 2024

Andy Tu PID: A17650683

Professor: John Eldon

# Table of contents

Part 1: The Viterbi Algorithm	3
Viterbi_tx_rx	3
Encoder	4
Decoder	6
BMC Files	10
ACS	15
TBU	16
Simulation Transcript	16
Proof of synthesis	17
Encoder explanation	20
Decoder explanation	20
Part 2: Injecting the bad bits	21
Testbench:	22
Part A	25
2.a.1	25
2.a.2	26
2.a.3	27
2.a.4	28
2.a.5	29
2.a.6	30
2.a.7	32
2.a.8	33
Part B	
Testbench	34
B initial Parameter changes	35
Injecting 2 bad bits at [1] and [0] for N = 1	36
Injecting 2 bad bits at [1] and [0] for N = 2	36
Injecting 2 bad bits at [1] and [0] for N = 3	36
Injecting 2 bad bits at [1] and [0] for N = 4	
2b1	37
2b2	38
2b3	39
2b4	40
2b5	41
2b6	42
2b7	43
2b8	44
Part C	45
Part D	46
Part F	47

# Part 1: The Viterbi Algorithm

# Viterbi\_tx\_rx

# Encoder

```
1
2
3
          module encoder
                                                                   // use this one
                                             clk,
        □ ( input
                input
                                             rst,
                                             enable_i,
 4
5
6
7
8
9
               input
               input
                                             d_in,
               output logic valid_o, output logic [1:0] d_out);
                                      [2:0] cstate;
[2:0] nstate;
10
               logic
11
                                                valid_oQ;
               logic
12
               logic
                                       [1:0] d_out_reg;
13
               always_comb begin
  valid_oQ = enable_i;
  case (cstate)
    3'b000: if(!d_in) begin
    nstate = 3'b000;
    d_out_reg = 2'b00;
14
       15
       1
16
17
       18
19
20
21
22
       1
                              end
                              else begin
                                   nstate = 3'b100;
d_out_reg = 2'b11;
                                  nstate
23
24
25
       占
                              end
                         3'b001: if(!d_in) begin
nstate = 3'b100;
d_out_reg = 2'b00;
26
27
       ļ
28
                              end
29
30
                              else begin
                                  nstate = 3'b000;
d_out_reg = 2'b11;
31
       1
32
                              end
                         3'b010: if(!d_in) begin

nstate = 3'b101;


d_out_reg = 2'b10;
33
34
35
       1
36
37
                              end
                              else begin
                                  nstate = 3'b001;
d_out_reg = 2'b01;
38
39
       1
40
                              end
                         3'b011: if(!d_in) begin
nstate = 3'b001;
d_out_reg = 2'b10;
41
42
43
       1
44
                              end
45
                              else begin
                                 nstate = 3'b101;
d_out_reg = 2'b01;
46
47
       占
48
                              end
                         3'b100: if(!d_in) begin
nstate = 3'b010;
d_out_reg = 2'b10;
49
50
51
52
53
       Ė
                              end
                              else
                                                            begin
                                   nstate = 3'b110;
d_out_reg = 2'b01;
54
55
56
57
58
       F
                              end
                         3'b101: if(!d_in) begin
nstate = 3'b110;
d_out_reg = 2'b10;
59
       F
60
                              end
                                 se begin
nstate = 3'b010;
d_out_reg = 2'b01;
61
                              else
62
                         end
```

```
eise begin
nstate = 3'b010;
d_out_reg = 2'b01;
62
63
       1
                          end
3'b110: if(!d_in) begin
nstate = 3'b111;
d_out_reg = 2'b00;
64
65
66
67
                              end
else begin
nstate = 3'b011;
d_out_reg = 2'b11;
begir
       F
68
69
70
71
72
73
        占
                          3'b111: if(!d_in) begin
nstate = 3'b011;
d_out_reg = 2'b00;
74
75
76
77
78
79
                                end
        占
                                end
else begin
nstate = 3'b111;
d_out_reg = 2'b11;
80
                                end
81
                     endcase
82
83
84
                    always @ (posedge clk, negedge rst)
85
                   if(!rst)
86
                      cstate <= 'b0;
87
                    else
                cstate <= enable_i? nstate : 'b0;
always @ (posedge clk) begin
d_out <= enable_i? d_out_reg : 'b0;
valid_o <= valid_oQ;</pre>
88
89
        90
91
92
                end
93
           endmodule
94
95
```

# Decoder

```
The face of Colore William Post Spring Inst. growing 150 and 1
```





```
Text Editor - C:/Users/William/Desktop/New folder (5)/viterbi_tx_rx - viterbi_tx_rx - [decoder.sv]

Elle _Edit _View _Project _Processing _Tools _Window _Help
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       − Ø ×
                                                                                                                                                                                                                                                                    <= rd_mem_counter;
<= 10'd0;
<= rd_mem_counter;
<= wr_mem_counter;</pre>
Test Sator - Cyllear/William/Destop/New Folder (D)/Winth_Lyx

File Edit Yew Procest Processing Jook Window Jefe

60 [7] IR IR IN P. P. P. O IN IN IN IN INTERPRETATION OF THE PROCESSING INTE
       * Text Editor - C:/Users/William/Desktop/New folder (5)/viterbi_tx_rx - viterbi_tx_rx - [decoder.sv]
          File Edit View Project Processing Tools Window Help
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  •
                                                           always @(posedge clk)
mem_bank_buf_buf <= mem_bank_buf;
                                                                        end consider the construction of the construct
                                                                              d_in_0_tbu_1 <= d_o_mem_C;
d_in_1_tbu_1 <= d_o_mem_B;</pre>
                                                                                                                end
2'b01: begin
d_in_o_tbu_0 <= d_o_mem_D;
d_in_1_tbu_0 <= d_o_mem_C;
                                                                                                                     d_in_0_tbu_1 <= d_o_mem_A;
| d_in_1_tbu_1 <= d_o_mem_D;
                                                                                                                       selection_tbu_0<= 1'b1;
selection_tbu_1<- 1'b0;
end
2'b10: begin
d_in_0_tbu_0 <= d_o_mem_8;
d_in_1_tbu_0 <= d_o_mem_A;
                                                                                                                                       d_in_0_tbu_1 <= d_o_mem_A;
d_in_1_tbu_1 <= d_o_mem_D;
                                                                                                                          selection_tbu_0<= 1'b0;
selection_tbu_1<= 1'b1;
end
2'b11: begin
d_in_0_tbu_0 <= d_o_mem_B;
d_in_1_tbu_0 <= d_o_mem_A;
                                                                                                                                          d_in_0_tbu_1 <= d_o_mem_C;
d_in_1_tbu_1 <= d_o_mem_B;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Ln 389 Col 12 SystemVerilog HDL File
```

```
Text Editor - C:/Users/William/Desktop/New folder (5)/viterbi_tx_rx - viterbi_tx_rx - [decoder.sv]

Elle Edit View Project Processing Tools Window Help
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     − Ø ×
                                      assign d_in_disp_mem_0 = d_o_tbu_0;
assign d_in_disp_mem_1 = d_o_tbu_1;
                                      .d_o(q__gns_mem_x)
);
)isplay memory module operation
always @ (posedge clk)
mem_bank_buf_buf_buf <= mem_bank_buf_buf[0];
                                   Ln 467 Col 1 SystemVerilog HDL File
Text Editor - Cribsens William (Destrop New Folder (3) / Naterlig D.m. - Valed [sign 5] and processing Jook Window [sign 5] and 5] sign 5] and 5] sign 5] and 5] sign 5] and 5] sign 6] and 5] sign 6] and 5] sign 6] and 6] and 6] sign 6] and 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     − ♂ X
Search altera.com
     Text Editor - C:/Users/William/Desktop/New folder (5)/viterbi_tx_rx - viterbi_tx_rx - [decoder.sv]
     Eile Edit View Project Processing Tools Window Help
                                      .d_O(d_o_alsp_mem_L)
);
/ Display memory module operation
always @ (posedge clk)
mem_bank_buf_buf_buf <= mem_bank_buf_buf[0];
                                       always & (nosedge clk)
if(rst)
rd.mem_counter_disp
                                                        begin ddr_disp_mem_0 <- rd_mem_counter_disp; addr_disp_mem_1 <= wr_mem_counter_disp;
                                                addr_disp_men_1 <= wr_men_vounter_disp;
end 1 bis:
big dr_disp_men_0 <= wr_men_counter_disp;
end ddr_disp_men_1 <= rd_men_counter_disp; //swap rd and wr;
endcase
                                        always @ (posedge clk) begin
mem_bank_buf_buf_buf_buf <= mem_bank_buf_buf_buf;
mem_bank_buf_buf_buf_buf_buf_e= mem_bank_buf_buf_buf_buf;
                                    Ln 513 Col 10 SystemVerilog HDL File
```

### **BMC** Files

#### **BMC 000**

```
module bmc000
                                                                // branch metric computation
2
3
4
5
6
7
8
9
         ⊟(
                                    [1:0] rx_pair,
[1:0] path_0_bmc,
[1:0] path_1_bmc);
                  output
                   output
                    wire tmp00, tmp01, tmp10, tmp11;
                  assign tmp00 = rx_pair[0];
assign tmp01 = rx_pair[1];
11
12
                  assign tmp10 = ~tmp00;
assign tmp11 = ~tmp01;
13
14
15
16
17
                   \begin{array}{l} assign \ path\_0\_bmc[0] \ = \ tmp00 \ ^ tmp01; \\ assign \ path\_0\_bmc[1] \ = \ tmp00 \ \& \ tmp01; \\ \end{array} 
18
19
                  assign path_1_bmc[0] = tmp10 ^ tmp11;
assign path_1_bmc[1] = tmp10 & tmp11;
20
21
```

```
module bmc001
 2
       ⊟(
                             [1:0] rx_pair,
[1:0] path_0_bmc,
[1:0] path_1_bmc);
               input
 4
5
6
7
8
              output
              output
              wire tmp00, tmp01, tmp10, tmp11;
 9
10
              assign tmp00 = rx_pair[0];
assign tmp01 = ~rx_pair[1];
11
12
13
14
              assign tmp10 = ~tmp00;
15
              assign tmp11 = ~tmp01;
16
              assign path_0_bmc[0] = tmp00 ^ tmp01;
assign path_0_bmc[1] = tmp00 & tmp01;
17
18
19
              assign path_1_bmc[0] = tmp10 ^ tmp11;
assign path_1_bmc[1] = tmp10 & tmp11;
20
21
22
23
24
          endmodule
25
```

#### **BMC 010**

```
module bmc010
 1
 2
       ⊟(
                          [1:0] rx_pair,
[1:0] path_0_bmc,
[1:0] path_1_bmc);
             input
 4
5
6
7
8
9
             output
             output
            wire tmp00, tmp01, tmp10, tmp11;
10
             assign tmp00 = rx_pair[0];
11
             assign tmp01 = ~rx_pair[1];
12
13
             assign tmp10 = ~tmp00;
14
             assign tmp11 = ~tmp01;
15
             assign path_0_bmc[0] = tmp00 ^ tmp01;
assign path_0_bmc[1] = tmp00 & tmp01;
16
17
18
             assign path_1_bmc[0] = tmp10 ^ tmp11;
assign path_1_bmc[1] = tmp10 & tmp11;
19
20
21
22
         endmodu1e
```

```
module bmc011
 234567
       ⊟(
                             [1:0] rx_pair,
[1:0] path_0_bmc,
[1:0] path_1_bmc);
               input
              output
              output
             wire tmp00, tmp01, tmp10, tmp11;
 8
 9
              assign tmp00 = rx_pair[0];
assign tmp01 = rx_pair[1];
10
11
12
              assign tmp10 = \simtmp00;
13
14
              assign tmp11 = ~tmp01;
15
              assign path_0_bmc[0] = tmp00 ^ tmp01;
assign path_0_bmc[1] = tmp00 & tmp01;
16
17
18
              assign path_1_bmc[0] = tmp10 ^ tmp11;
assign path_1_bmc[1] = tmp10 & tmp11;
19
20
21
          endmodu1e
22
```

#### **BMC100**

```
|module bmc100
  23456789
                                  [1:0] rx_pair,
[1:0] path_0_bmc,
[1:0] path_1_bmc);
                  input
                 output
                 output
                  wire tmp00, tmp01, tmp10, tmp11;
10
11
12
13
14
                 assign tmp00 = rx_pair[0];
assign tmp01 = rx_pair[1];
                 assign tmp10 = ~tmp00;
assign tmp11 = ~tmp01;
15
16
                 assign path_0_bmc[0] = tmp00 ^ tmp01;
assign path_0_bmc[1] = tmp00 & tmp01;
17
18
19
20
21
22
23
                 assign path_1_bmc[0] = tmp10 ^ tmp11;
assign path_1_bmc[1] = tmp10 & tmp11;
            endmodu1e
```

```
⊟module bmc101
                          [1:0] rx_pair,
[1:0] path_0_bmc,
[1:0] path_1_bmc);
 2
             input
 3
             output
 4
             output
 5
 6
 7
             wire tmp00, tmp01, tmp10, tmp11;
 8
 9
10
             assign tmp00 = rx_pair[0];
11
             assign tmp01 = \sim rx_pair[1];
12
13
             assign tmp10 = \simtmp00;
14
             assign tmp11 = ~tmp01;
15
             assign path_0_bmc[0] = tmp00 ^ tmp01;
assign path_0_bmc[1] = tmp00 & tmp01;
16
17
18
             assign path_1_bmc[0] = tmp10 ^ tmp11;
assign path_1_bmc[1] = tmp10 & tmp11;
19
20
21
22
         endmodu1e
```

#### **BMC110**

```
module bmc110
 2
       ⊟(
                             [1:0] rx_pair,
[1:0] path_0_bmc,
[1:0] path_1_bmc);
               input
 4
5
6
7
8
               output
              output
             wire tmp00, tmp01, tmp10, tmp11;
 9
10
              assign tmp00 = rx_pair[0];
assign tmp01 = ~rx_pair[1];
11
12
13
14
               assign tmp10 = ~tmp00;
15
               assign tmp11 = \simtmp01;
16
              assign path_0_bmc[0] = tmp00 ^ tmp01;
assign path_0_bmc[1] = tmp00 & tmp01;
17
18
19
20
              assign path_1_bmc[0] = tmp10 ^ tmp11;
assign path_1_bmc[1] = tmp10 & tmp11;
21
22
23
```


```
⊟module bmc111 (
1
2
3
4
5
6
7
8
9
                             [1:0] rx_pair,
[1:0] path_0_bmc,
[1:0] path_1_bmc);
               input
               output
               output
               wire tmp00, tmp01, tmp10, tmp11;
               assign tmp00 = rx_pair[0];
assign tmp01 = rx_pair[1];
11
12
13
               assign tmp10 = \simtmp00;
14
               assign tmp11 = ~tmp01;
15
               assign path_0_bmc[0] = tmp00 ^ tmp01;
assign path_0_bmc[1] = tmp00 & tmp01;
16
17
18
               assign path_1_bmc[0] = tmp10 ^ tmp11;
assign path_1_bmc[1] = tmp10 & tmp11;
19
20
21
          endmodu1e
```

```
1
        module ACS
                                                           // add-compare-select
 2
      (
 3
            input
                            path_0_valid,
            input path_0_valid, path_1_valid, input [1:0] path_0_bmc, input [1:0] path_1_bmc, input [7:0] path_0_pmc, input [7:0] path_1_pmc,
 4
 5
6
7
8
                                                           // branch metric computation
                                                       // path metric computation
9
10
            output logic
output logic
                                      selection.
11
                                      valid_o.
12
13
                            [7:0] path_cost);
            output
14
            logic [7:0] path_cost_0;
logic [7:0] path_cost_1;
                                                           // branch metric + path metric
15
16
17
18
            assign path_cost = (valid_o?(selection?path_cost_1:path_cost_0):8'd0);
19
20
21
22
23
24
25
26
27
28
29
30
31
            assign path_cost_0 = path_0_bmc + path_0_pmc;
            assign path_cost_1 = path_1_bmc + path_1_pmc;
            always_comb begin
            valid_o = (!path_0_valid && !path_1_valid) ? 1'b0 : 1'b1;
      Ė
                if(path_0_valid == 0 && path_1_valid == 0) begin
                    selection = 0;
                    valid_o = 0;
                end
      ፅ
                else if(path_0_valid == 0 && path_1_valid == 1) begin
32
33
                    selection = 1;
                    valid_o = 1;
34
35
36
37
38
                end
                else if(path_0_valid == 1 && path_1_valid == 0) begin
      ፅ
                    selection = 0;
39
                    valid_o = 1;
40
41
                end
42
                else if(path_cost_0 > path_cost_1) begin
      ፅ
44
                        selection = 1;
45
46
                        valid_o = 1;
47
48
                end
49
50
51
52
53
54
55
56
57
58
                else begin
      selection = 0;
                        valid_o = 1;
                end
            end
        endmodule
59
```

### **TBU**

```
Country Friend (as filters: Colour William Control the Address (Colour State (Colour S
                                                                                         else if((!selection && d_in_0[pstate]) || (selection && d_in_1[pstate]))
    case(pstate)
                      63
64
65
66
67
70
77
77
77
77
80
81
82
83
84
85
                                                                                                                                    3'b000:
nstate = 3'b001;
                                                                                                                                    3'b001:
nstate = 3'b010;
                                                                                                                                    nstate = 3'b101;
3'b011:
nstate = 3'b110;
                                                                                                                                    3'b100:
nstate = 3'b000;
3'b101:
                                                                                                                                    nstate = 3'b011;
                                                                                                                                    3'b110:
nstate = 3'b100;
3'b111:
                                                                                                                                    nstate = 3'b111;
                                                                                                                                                    nstate = pstate;
                                                                                          end
```

# Testbench:




```
© Cartin Prior Like Edition - College/William/College/Part Marketon Prior region | 100 miles | 100 mi
```

# Simulation Transcript

# Proof of synthesis

RTL Viewer



### Transcript Log


```
# Reading pref.tcl
# Loading project Part 2
# Compile of ACS.sv was successful.
# Compile of bmc000.sv was successful.
# Compile of bmc001.sv was successful.
# Compile of bmc010.sv was successful.
# Compile of bmc011.sv was successful.
# Compile of bmc100.sv was successful.
# Compile of bmcl01.sv was successful.
# Compile of bmcll0.sv was successful.
# Compile of bmclll.sv was successful.
# Compile of decoder.sv was successful.
# Compile of encoder.sv was successful.
# Compile of mem lx1024.sv was successful.
# Compile of mem 8x1024.sv was successful.
# Compile of tbu.sv was successful.
# Compile of viterbi_tx_rx_tb(4).sv was successful.
# Compile of viterbi_tx_rxl(l).sv was successful.
# 16 compiles, 0 failed with no errors.
# Compile of ACS.sv was successful.
# Compile of bmc000.sv was successful.
# Compile of bmc001.sv was successful.
# Compile of bmc010.sv was successful.
# Compile of bmc011.sv was successful.
# Compile of bmc100.sv was successful.
# Compile of bmcl01.sv was successful.
# Compile of bmcll0.sv was successful.
# Compile of bmclll.sv was successful.
# Compile of decoder.sv was successful.
# Compile of encoder.sv was successful.
# Compile of mem 1x1024.sv was successful.
# Compile of mem_8x1024.sv was successful.
# Compile of tbu.sv was successful.
# Compile of viterbi tx rx tb(4).sv was successful.
# Compile of viterbi tx rxl(1).sv was successful.
# 16 compiles, 0 failed with no errors.
ModelSim > vsim -gui work.viterbi_tx_rx_tb
# vsim -gui work.viterbi_tx_rx_tb
# Start time: 16:18:31 on Mar 22,2024
# Loading sv std.std
# Loading work.viterbi_tx_rx_tb
# Loading work.viterbi tx rx
# Loading work.encoder
# Loading work.decoder
# Loading work.bmc000
# Loading work.bmc001
# Loading work.bmc010
# Loading work.bmc011
# Loading work.bmc100
# Loading work.bmc101
# Loading work.bmc110
# Loading work.bmclll
# Loading work.ACS
# Loading work.mem
# Loading work.tbu
# Loading work.mem_disp
# WARNING: No extended dataflow license exists
VSIM 2> run -all
                    10440
# word count =
```

# **Encoder explanation**

In the term project encoder file, the encoded output, d out, is determined by the current input, d in. The current state, cstate, and the next state are 3 bits wide and the next state is dependent on the d in. In the homework 7 file, there is a different structure where it is a little more flexible. With the use of two different mask patterns, mask0 and mask1, and the inclusion of the shift register, the output will produce more encrypted codes based on the loaded mask. Unlike the encoder file, the data out will be controlled by the two mask patterns instead of just the input. The main reason why the decoder does not work with the homework 7 encoder is because the Viterbi decoder is created to work with specific convolutional code. As we mentioned before, the homework 7 encoder can create a variety of convolutional codes and that makes the decoder unable to process it. Whereas, the encoder sy file is a fixed encoder which is tailored to this specific decoder. The state transition logic is matched and for the decoder to process. To elaborate further on these codes, the homework file is also non-systematic and non-recursive because there is no feedback output in the shift registers. Additionally, the shift register does not copy the input bits to the output bits that come from the XOR operation and position the shift register uniquely. The encoder file is systematic and recursive because it has feedback and due to d out reg[0] = d in proves that there is functionality behind that. This is important because systematic codes are easier for decoders to handle because the input data has a correlation with the original data whereas non systematic codes have no direct reference to the actual data bit.

# Decoder explanation

The decoder receives the encoded data from the encoder and will begin the path metric calculation within the BMC that determines the path cost of each state. Next the ACS, Add-Compare-Select, will add each possible transition into the states and compare the metrics of the two paths of which one has a higher chance of a lower cost which is dependent on the amount of error. The ACS also selects the better path, lower path cost, and sets the path as a more cost effective path. In the trellis memory module, it represents the survivor path selection that will determine the most cost effective path leading to each state. Throughout this process, the decoder eliminates other less likely paths and continuously updates the path metrics which will prepare the best route for the traceback unit. In the traceback unit, the sequence should be entirely processed in which the decoder should find the best ending state with the least path cost. The Trellis module should already have highlighted the most likely path and reconstructed the original data sequence. Finally, the d out should output the most likely path of the unencoded data bit.



When no errors present, the minimum branch metric = 0 due to the hamming distance of the input. In BMC, the input, rx\_pair, is set to the temp variables and assigned to either path 0 or path 1 which is then ANDed and XORed. You can see that if the BMC output on a path was 00 that meant most likely that it had the least path cost which would point out to the decoder that it would be the most likely path.

There are various steps on how the decoder determines the sequence of bits that was sent from the encoder. The branch metric, BMC, computes the transition between the states at each clock cycle. Each BMC will measure the difference between the received encoder output, d\_in. In ACS, it updates the path's metric cost and points out which is more optimal. The ACS is able to point out the optimal path by comparing the path\_cost\_0 or path\_cost\_1 and selection will choose one or the other by assigning itself to 1 or 0. Once the entire sequence has been processed the traceback unit tries to reconstruct the original sequence from each notate by setting a temp variable potate to either the notate or 0 when reset is 0, enable is 0, or when selection\_buf && !selection passes through. This traceback unit is hard coded as depending on the whether the selection and potate, it outputs a specific notate. The notate value will be outputted dependent on the memory module operation that will decide which notate path is correct.

# Part 2: Injecting the bad bits

Disclaimer: We used a different testbench from the one that was provided because we worked on it earlier. All data and results were confirmed with the TA and it worked just as expected.

# Testbench:

```
// this module contains conv. encode and vit decode
  viterbi_tx_rx vtr(
    .clk,
    .rst,
    .encoder_i,
    .enable_encoder_i,
    .decoder_o); // decoded data
                                                ⊟
                                                                                           always begin

#50 clk = 1;

#50 clk = 0;

end

int i, j, k, l;
                                                                              always @(posedge clk) begin
enc.i_hist[i] <= encoder_i;
i <= i+1;
end
initial begin
#410500; //#410400;
forever @(posedge clk) begin
dec_o_hist[k] <= decoder_o;
k<=k+1;
end
end
                                                initial begin

clk = 1'b1;

#1000

rst = 1'b1;

enable_encoder_i = 1'b1;

#100

encoder_i = 1'b1;

#100

encoder_i = 1'b0;

#100

encoder_i = 1'b0;
                                                                                                                         #100
encoder_i= 1'b0;
#100
                                                                                                                         encoder_i= 1'b1;
#100
                                                                                                                       encoder_i= 1'b1;
#100
                                                                                                                     #100 encoder_i= 1 b1;
#100 encoder_i= 1'b0;
#100 encoder_i= 1'b0;
#100 encoder_i= 1'b1;
#100 encoder_i= 1'b1;
#100 encoder_i= 1'b1;
#100 encoder_i= 1'b1;
                                                                                           encoder_i= 1'b1;
#100
encoder_i= 1'b0;
#100
encoder_i= 1'b0;
#100
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
#100
encoder_i= 1'b1;
## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100

## 100
```

```
#10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
#1000
encoder_i= 1'b1;
#1000
encoder_i= 1'b1;
                             #10000|
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                            #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                            #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                             #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                             #10000
encoder_i= 1'b0;
                             encoder_i= 1'b0;
#100
encoder_i= 1'b1;
#10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                             #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                             #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                             #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                            #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
```

#10000 encoder\_i= 1'b0; #100 encoder\_i= 1'b1;

#10000 encoder\_i= 1'b0; #100 encoder\_i= 1'b1; #10000 encoder\_i= 1'b0; #100 encoder\_i= 1'b1; #10000 encoder\_i= 1'b0; #100 encoder\_i= 1'b1;

#10000 encoder\_i= 1'b0; #100 encoder\_i= 1'b1; #10000 encoder\_i= 1'b0; #100 encoder\_i= 1'b1; #10000 encoder\_i= 1'b0; #100 encoder\_i= 1'b1;

```
encoder_i= 1'b1;
#10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                         #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                          #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
                           #100
encoder_i= 1'b1;
#10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
#10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                           #10000
encoder_i= 1'b0;
#100
encoder_i= 1'b1;
                        dmodule
```

### Part A

### 2.a.1

```
module viterbi_tx_rx(
wire [1:0] encoder_o;
                                         logic [3:0] error_counter;
logic [1:0] encoder_o_reg;
                                       logic enable_decoder_in;
wire valid_encoder_o;
                                       always @ (posedge clk, negedge rst)
if(!rst) begin
error_counter <= 4'd0;
ercoder_o_reg <= 2'b00;
enable_decoder_in <= 1'b0;
error_bit8 <= 3'd0;
error_bit8 <= 3'd0;
word_ct = 0;
end
                                                 word_ct = v,
end
else
begin
enable_decoder_in <= valid_encoder_o;
encoder_o_reg <= 2 boo;
encoder_o_reg <= 2 boo;
encoder_o_reg <= 2 boo;
encoder_ints = 2 boo;
encoder_ints = 2 boo;
encoder_ints = 3 di;
encoder_ints = 2 boo;
word_ct + 1;
encoder_ints = 2 boo;
enco
                                                        else
encoder_o_reg <= {encoder_o[1],encoder_o[0]};
                   // insert your convolutional encoder here
// change port names and module name as necessary/desired

= encoder encoder1
.clk(clk)
.rst(rst)
.enable_i(encoder_i),
.d.in(encoder_i),
.d.in(encoder_i)
.d.out(encoder_o);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     30
                                       error counter =
                                                     error counter =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     31
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     32
                                                      error counter =
                                                                                                                                               256, bad =
          # good =
        # ** Note: $stop : H:/Folder 5 - Copy/viterbi tx rx tb.sv(371)
                                                                     Time: 1381700 ps Iteration: 0 Instance: /viterbi tx rx tb
                     // insert your term project code here decoder decoder1 (cfk), cstrict absence absence
```

```
Bimodule viterbi_tx_rx(
    input clk,
    input rst,
    input encoder_i,
    input enable_encoder_i,
    output decoder_o);
wire [1:0] encoder_o:
          logic [3:0] error_counter;
logic [1:0] encoder_o_reg;
          logic enable_decoder_in;
wire valid_encoder_o;
          always @ (posedge clk, negedge rst)
if(!rst) begin
efforter = 4'do;
encoder orreg <= 2'b00;
encoder orreg <= 2'b00;
enable_decoder_in <= 1'b0;
error_bit8 <= 3'do;
error_bit8 <= 3'do;
word_ct = 0;
end
             word_ct = v,
else begin
else begin
encoder_o_ref <= 2'b00; counter + 4'd1;
error_bit32 <= error_bit32 + 5'd1;
word_ct = 2'b00; counter + 4'd1;
error_bit32 <= error_bit32 + 5'd1;
word_ct <= error_bit32 + 5'd1;
               else
    encoder_o_reg <= {encoder_o[1],encoder_o[0]};</pre>
         / insert your convolutional encoder here
/ change port names and module name as necessary/desired
encoder encoder1
.clk(clk)
.rst(rst)
.enable_i(enable_encoder_i)
.d_in(encoder_i)
.valid_o(valid_encoder_o)
.d_out(encoder_o)
.d_out(encoder_o)
.
        // insert your convolutional encoder here
// change port names and module name as necessary/desired
encoder encoder!
.clk(clk),
.rst(rst),
.enable_i(enable_encoder_i),
.d_in(encoder_i),
.d_in(encoder_i),
.d_unt(encoder_i),
.d_unt(encoder_i));
         error counter =
                                                                                                                            30
                                                                                                                            31
      error counter =
      error counter =
                                                                                                                            32
# yaa! in = 1, out = 1
# good = 256, bad =
# ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv(371)
# Time: 1381700 ps Iteration: 0 Instance: /viterbi_tx_rx_tb
# Break in Module viterbi_tx_rx_tb at H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv line 371
```

```
module viterbi_tx_rx(
    input    clk,
    input    rst,
    input    encoder_i,
    input    encoder_i,
    output    decoder_o);
wire [1:0] encoder_o;
         logic [3:0] error_counter;
logic [1:0] encoder_o_reg;
         logic enable_decoder_in;
wire valid_encoder_o;
          //Logic for error for bit 0 and 1
logic [2:0] error_bit8;
logic [4:0] error_bit32;
int bad_bit_ct = 2;
int word_ct;
           word_ct = v,
end
else begin
enable_decoder_in <= valid_encoder_o;
encoder_o_reg <= 2/b00;
error_bits <= error_bits <= valid_encoder_o;
error_bits2 <= error_bits2 + 3'd1;
error_bit32 <= error_bit32 + 3'd1;
word_ct <= error_bit32 + 3'd1;
vord_ct <= error_bit32 + 3'd1;
              else
  encoder_o_reg <= {encoder_o[1],encoder_o[0]};</pre>
         insert your convolutional encoder here change port names and module name as necessary/desired encoder encoder:

.clk(clk),
.rst(rst),
.enable_i(enable_encoder_i),
.d_in(encoder_i),
.d_in(encoder_i),
.d_in(encoder_o),
.d_our(encoder_o),
.d_our(encoder_o),
    endmodule
# error counter =
# error counter =
# error counter =
                                                         62
# error counter =
# yaa! in = 0, out = 0
# vaa! in = 0. out = 0
# boo! in = 1, out = 0
# good = 205, bad = 51
# ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv(371)
# Time: 1381700 ps Iteration: 0 Instance: /viterbi tx rx tb
# Break in Module viterbi_tx_rx_tb at H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv line 371
```

```
wire [1:0] encoder_o;
       logic [3:0] error_counter;
logic [1:0] encoder_o_reg;
       logic enable_decoder_in;
wire valid_encoder_o;
       //Logic for error for bit 0 and 1
logic [2:0] error_bit8;
logic [4:0] error_bit32;
int bad_bit_ct = 1;
int word_ct;
       always @ (posedge clk, negedge rst)
if(!rst) begin
error_counter <= 4'd0;
ercoder_o_reg <= 2'b00;
erable_decoder_in <= 1'b0;
error_bit8 <= 3'd0;
error_bit8 <= 5'd0;
word_ct = 0;
end
         else
encoder_o_reg <= {encoder_o[1],encoder_o[0]};
     // insert your convolutional encoder here
// change port names and module name as necessary/desired
encoder encoder1
.clk(clk), .rst(rst)
.rst(rst)
.d.in(encoder_i),
.d.in(encoder_i),
.valid_ovalid_encoder_o),
.d_out(encoder_o) );
# error counter =
# error_counter =
                                               30
                                              31
# error_counter =
# error counter =
# yaa! in = 0, out = 0
# vaa! in = 0. out = 0
# yaa! in = 1, out = 1
# good = 256, bad =
# ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv(371)
# Time: 1381700 ps Iteration: 0 Instance: /viterbi_tx_rx_tb
# Break in Module viterbi tx rx tb at H:/Folder 5 - Copy/viterbi tx rx tb.sv line 371
```

### 2.a.5

```
12345678901111345678901123345678901123345678901123345678901123345678901
                   wire [1:0] encoder_o;
                    logic [3:0] error_counter;
logic [1:0] encoder_o_reg;
                   logic     enable_decoder_in;
wire     valid_encoder_o;
                    //Logic for error for bit 0 and 1
logic [2:0] error_bit8;
logic [4:0] error_bit32;
int bad_bit_ct = 1;
int word_ct;
                  always @ (posedge clk, negedge rst)
if(rst) begin
error_counter <= 4'd0;
ercoder_o_reg <= 2'b00;
enable_decoder_in <= 1'b0;
error_bit8 <= 3'd0;
error_bit8 <= 3'd0;
word_ct = 0;
end
                        word_ct = v,
end
else
enable_decoder_in <= valid_encoder_o;
encoder_o_reg <= 2 b00;
encoder_o_reg <= 2 b00;
encoder_in ts <= 2 b00;
encoder_in ts <= 2 b00;
encoder_o_reg <= 2
                            else
encoder_o_reg <= {encoder_o[1],encoder_o[0]};</pre>
             // insert your convolutional encoder here
// change port names and module name as necessary/desired
encoder encoder1
.clk(clk),
.rst(rst)
.enable_1(encoder_1),
.d_in(encoder_1)
.d_in(encoder_1)
.d_in(encoder_1)
.d_out(encoder_0));
           ndmodule
# error_counter =
# error_counter =
# error counter =
                                                                                                                                          31
# error counter =
# yaa! in = 0, out = 0
# vaa! in = 0. out = 0
# yaa! in = 1, out = 1
# good = 256, bad =
 # ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv(371)
# Time: 1381700 ps Iteration: 0 Instance: /viterbi_tx_rx_tb
# Break in Module viterbi_tx_rx_tb at H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv line 371
```

```
odule viterbi_tx_rx(
    input    clk,
    input    rst,
    input    encoder_i,
    input    enable_encoder_i,
    output    decoder_o);
wire [1:0] encoder_o;
                       logic [3:0] error_counter;
logic [1:0] encoder_o_reg;
                      logic enable_decoder_in;
wire valid_encoder_o;
                       //Logic for error for bit 0 and 1 logic [2:0] error_bit8; logic [4:0] error_bit32; int bad_bit_ct = 1; int word_ct;
                     always @ (posedge clk, negedge rst)
if(rst) begin
error_counter <= 4 do;
ercor_counter <= 2 b00;
encoder_o_reg <= 2 b00;
encoder_o_reg <= 2 b00;
error_bit8 <= 3 do;
error_bit8 <= 5 do;
word_ct = 0;
end
                         word_ct = v,
end
else begin
enable_decoder_in <= valid_encoder_o;
encoder_o_reg <= 2 boo;
encoder_o_reg <= 2 boo;
ercoder_o_reg <= 2 boo;
ercoder_o_re
                                 insert your convolutional encoder here change port names and module name as necessary/desired encoder encodering.

.cist(rst),
.enable_i(enable_encoder_i),
.d_in(encoder_i),
.d_in(encoder_i),
.d_out(encoder_i),
.d_out(encoder_i),
.d_out(encoder_i);
# error_counter =
  # error counter =
  # error counter =
 # error counter =
  # error counter =
                                                                                                                                           32
 4 \text{ trapl in} = 0 \text{ out} = 0
  # yaa! in = 1, out = 1
  # good = 223, bad =
                                                                                                                                                                         33
  # ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv(371)
  # Time: 1381700 ps Iteration: 0 Instance: /viterbi_tx_rx_tb
  # Break in Module viterbi_tx_rx_tb at H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv line 371
```

```
3 4 5 6 7 8 9 9 11112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 1112121415 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 111212114 6 11121214 6 11121214 6 11121214 6 11121214 6 11121214 6 1112
                                                                   wire [1:0] encoder_o;
                                                                   logic [3:0] error_counter;
logic [1:0] encoder_o_reg;
                                                                 logic enable_decoder_in;
wire valid_encoder_o;
                                                                   //Logic for error for bit 0 and 1
logic [2:0] error_bit8;
logic [4:0] error_bit32;
int bad_bit_ct = 1;
int word_ct;
                                                                 always @ (posedge clk, negedge rst)
if(!rst) begin
error_counter <= 4'd0;
encoder_o_reg <= 2'b00;
enable_decoder_in <= 1'b0;
error_bit8 <= 3'd0;
error_bit8 <= 3'd0;
error_bit2 <= 5'd0;
end begin to be the class of the class of
                                                                                 error_bits2 <= 5 00;
envolute = 0;
ensity 
                                                                                                  else
encoder_o_reg <= {encoder_o[1],encoder_o[0]};
                                                     // insert your convolutional encoder here
// change port names and module name as necessary/desired
encoder encoder1
.cik(clk),
.rst(rst),
.rst(rst),
.d.in(encoder_1),
.valid_o(valid_encoder_o),
.d_out(encoder_o));
 61 L
62 G
63 E
64 65 66 67 68 69 70 71 6
                                                       // insert your term project code here decoder decoder1 ( .clk(clk), ... enable(enable_odecoder_in), .d.in(encoder_oder_og), .d.out(decoder_o));
                                                             ndmodule
     # error_counter =
                                                                                                                                                                                                                                                                                                                                              31
                                                                                                                                                                                                                                                                                                                                                32
       # error_counter =
# good = 240, bad =
         # ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv(371)
         # Time: 1381700 ps Iteration: 0 Instance: /viterbi_tx_rx_tb
         # Break in Module viterbi_tx_rx_tb at H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv line 371
```

```
dule viterbi_tx_rx(
    input clk,
    input rst,
    input encoder_i,
    input enable_encoder_i,
    output decoder_o);
wire [1:0] encoder_o;
         logic [3:0] error_counter;
logic [1:0] encoder_o_reg;
         logic enable_decoder_in;
wire valid_encoder_o;
         //Logic for error for bit 0 and 1 logic [2:0] error_bit8; logic [4:0] error_bit32; int bad_bit_ct = 2; int word_ct;
        always @ (posedge clk, negedge rst)
if(rst) begin
reror_counter <= 4 'd0;
eror_counter <= 2 'b00;
encoder_o_reg <= 2 'b00;
enable_decoder_in <= 1 'b0;
error_bit8 <= 3 'd0;
error_bit8 <= 5 'd0;
word_ct = 0;
end
          24 Injected: 32
       // insert your convolutional encoder here
// change port names and module name as necessary/desired
encoder encoder1
.clk(clk),
.rst(rst)
.enable_i(enable_encoder_i),
.valid_o(valid_encoder_o),
.d_out(encoder_o));
# error_counter =
 # error_counter =
                                                      30
 # error_counter =
                                                      32
# yaa! in = 0, out = 0
# good =
                                 232, bad =
                                                                           24
 # ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv(371)
 # Time: 1381700 ps Iteration: 0 Instance: /viterbi_tx_rx_tb
 # Break in Module viterbi_tx_rx_tb at H:/Folder 5 - Copy/viterbi_tx_rx_tb.sv line 371
```

# Part B

### Testbench

### B initial Parameter changes

Varun told us to add this

```
Injecting 2 bad bits at [1] and [0] for N = 1
                                    69,
# good =
                 187, bad =
                                                 108 bad bits
# ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb (2b).sv(217)
   Time: 1045 ns Iteration: 0 Instance: /viterbi tx rx tb
# Break in Module viterbi tx rx tb at H:/Folder 5 - Copy/viterbi tx rx tb (2b).sv line 217
Injecting 2 bad bits at [1] and [0] for N = 2
# good =
                246, bad =
                                    10,
# ** Note: $stop : H:/Folder 5 - Copy/viterbi tx rx tb (2b).sv(217)
   Time: 1045 ns Iteration: 0 Instance: /viterbi tx rx tb
# Break in Module viterbi tx rx tb at H:/Folder 5 - Copy/viterbi tx rx tb (2b).sv line 217
Injecting 2 bad bits at [1] and [0] for N = 3
# good =
                 252, bad =
                                                    14 bad bits
# ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb (2b).sv(217)
# Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb
# Break in Module viterbi tx rx tb at H:/Folder 5 - Copy/viterbi tx rx tb (2b).sv line 217
Injecting 2 bad bits at [1] and [0] for N = 4
                 256, bad =
# good =
                                                     5 bad bits
# ** Note: $stop : H:/Folder 5 - Copy/viterbi tx rx tb (2b).sv(217)
  Time: 1045 ns Iteration: 0 Instance: /viterbi tx rx tb
# Break in Module viterbi tx rx tb at H:/Folder 5 - Copy/viterbi tx rx tb (2b).sv line 217
```

```
### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### good = 256, bad = 0, 6 bad_bits

### preach in Module Viterbi_tx_rtb_th.rx_tb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_bit.rx_rtb_
```

```
# good = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad = 0, | 8 bad bits |

# wood = 256, bad
```

```
Country Prime Lite Edition - C-Ubers/William/Destrop/New folder (S)/viterii_St.r. v-viterii_St.rx

| File | Edit | Yew | Project | Assignments | Processing | Tools | Yellow | Yes 
                                                                                                                                                                                                                                                                                                        viterbi_tx_rx(2b4).sv
end er.inj er.ws

if (word_ct20) begin

bad_bit_ct = bad_bit_ct + (encoder_o_reg0[i]\encoder_o_reg[i]\)

sdsp lay("error_counter(err_inj,bad_bit_ct,word_ct)\);

ord
                                                                                                                                                                                                                                                                                                                                            Ln 33 Col 38 SystemVerilog HDL File
                  # good = 256, bad = 0,
                                                                                                                                                                                                                                                                 4 bad_bits
                     # ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb (2b).sv(217)
                     # Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb
                    # Break in Module viterbi tx rx tb at H:/Folder 5 - Copy/viterbi tx rx tb (2b).sv line 217
```

```
| Control | Cont
```

### 2b6.

```
20b6.

© Cautto Prime Lite Editon - C-Ubers/William/Dealtop/New folder (S)/viteri_St_r_n - viteri_Lt_r_x

[pi Edit Yew Polient Assignments Processing Tools Window Help

| Project Assignments Project Tools Window Help

| Project Assignments Project Tools Window Help
| Project Assignments Project Tools Window Help
| Project Assig
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         □ ♦
                                                                                                                                                                                                                                                                                                                                                            viterbi_tx_nx(2b7).sv
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   viterbi_tx_rx(2b8).sv
   end er.inj cs. w.,
if (word_ctc250) begin
bad_bit_ct c bad_bit_ct + (encoder_o_reg0[1]) encoder_o_reg[1])
display("error_counter_err_inj_bad_bit_ct, word_ct);
error_counter_err_inj_bad_bit_ct, word_ct);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Ln 1 Col 1 SystemVerilog HDL File
    // insert your convolutional encoder here
// change pert names and module name as necessary/desired
encoder encoder!
// change pert names and module name as necessary/desired
encoder encoder.
// clk.
// clk
       # good = 256, bad = 0, 7 bad_bits
         # ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb (2b).sv(217)
# Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb
         # Break in Module viterbi tx rx tb at H:/Folder 5 - Copy/viterbi tx rx tb (2b).sv line 217
```

```
20b7.

② Caunta Prime Lite Edition - C-Ubers/William/Dealtop/New folder (S)/viterii_St_r. v-viterii_St_rx

[pie Edit Yew Project Assignments Processing Tools Window Help

D D D D C viterii_St_rx

Vite
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   × •
                                                                                                                                                                                                                                                                                                                                                                                               viterbi_tx_rx(2b7).sv
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         viterbi_tx_nx(2b8).sv
  Ln 27 Col 40 SystemVerilog HDL File
    // insert your convolutional encoder here
// change port names and module name as necessary/desired
// change port names and module name as necessary/desired
// change port names and module name as necessary/desired
// clk
// 
      # good = 256, bad = 0,
                                                                                                                                                                                                                                                                                                                                                                                                                 8 bad_bits
         # ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb (2b).sv(217)
        # Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb
      # Break in Module viterbi tx rx tb at H:/Folder 5 - Copy/viterbi tx rx tb (2b).sv line 217
```

## 2b8.

```
Ouartus Prime Life Edition - CrUsers/William/Desistep/New Folder (3)/vident, bz, rx - viterbijb, rx

Ele Edit View Broject Assignments Processing Jools Window Belo

The Hard Company of 
                                                                                                                                                                        | window | w
            | Folder 5 - Copy/bmc101.sv
| Folder 5 - Copy/bmc101.sv
| Folder 5 - Copy/bmc101.sv
| Folder 5 - Copy/bmc011.sv
| Folder 5 - Copy/bmc001.sv
| Folder 5 - Copy/bmc000.sv
| Folder 5 - Copy/bmc000.sv
| Folder 5 - Copy/bmc000.sv
end er.inj cs. w.,
if (word_ctc250) begin
bad_bit_ct c bad_bit_ct + (encoder_o_reg0[1]) encoder_o_reg[1])
display("error_counter_err_inj_bad_bit_ct, word_ct);
error_counter_err_inj_bad_bit_ct, word_ct);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Ln 21 Col 32 SystemVerilog HDL File
                             // insert your convolutional encoder here
// change port names and module name as necessary/desired
encoder [
c.clk,
.clk,
.clk,
.ch,
.ch,
.chi
.encoder_i), //_reg),
.d_in (encoder_i), //_reg),
.d_in (encoder_i),
.valid_o (valid_encoder_o),
.d_out (encoder_o));
                                                   // insert your term project code here decoder decoder1 (.clk, .rst, .enable (enable_decoder_in), .d.lut (encoder_o_reg), .d.out (decoder_o);
     # good = 256, bad = 0,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          5 bad bits
         # ** Note: $stop : H:/Folder 5 - Copy/viterbi_tx_rx_tb (2b).sv(217)
         # Time: 1045 ns Iteration: 0 Instance: /viterbi_tx_rx_tb
```

# Break in Module viterbi\_tx\_rx\_tb at H:/Folder 5 - Copy/viterbi\_tx\_rx\_tb (2b).sv line 217

# Part C

Testbench: same as part A

With 3 consecutive, we got 0 bad bits and 4 consecutive broke our code.

# Part D

#### Testbench: same as part A

```
| Comparison of the content of the c
```

With 3 consecutive we got 0 bad bits, and with 4 consecutive, it broke our code.

## Part E

Testbench: same as part A

With 2 bits injected every 16, we got 0 bad bits. With 4 bad bits injected in a row, it broke the code.

```
# error_counter =
| error_counter =
| error_counter = | error_counter =
                         28
error_counter =
                         30
                         32
# error_counter =
| error_counter =
| error_counter =
error_counter =
| error_counter =
| error_counter =
                         44
! error_counter =
error_counter =
                         46
# error_counter =
                         48
| error_counter =
| error_counter =
error_counter =
| error_counter =
| error_counter = | error_counter =
                         60
error_counter =
                         62
# error_counter =
# yaa! in = 1, out = 1
# good = 211, bad =
                                       45
                   : C:/Users/William/Downloads/viterbi_tx_rx_tb(4).sv(371)
     Time: 1381700 ps Iteration: 0 Instance: /viterbi_tx_rx_tb
# Break in Module viterbi tx rx tb at C:/Users/William/Downloads/viterbi tx rx tb(4).sv line 371
VSIM 12>
```

#### Final Results of all Test

			NonRandom Tests			
Test Number	ViterbiTxRx	BER	Symbol Pattern	BitPattern	BadBitsIn	BadBitsOut
2.a.1	viterbi_tx_rx(a1).sv	1/8	1 in a row	01	32	o
2.a.2	viterbi_tx_rx(a2).sv	1/8	1 in a row	10	32	o
2.a.3	viterbi_tx_rx(a3).sv	2/8	1 in a row	11	64	51
2.a.4	viterbi_tx_rx(a4).sv	2/16	2 in a row	01	32	o
2.a.5	viterbi_tx_rx(a5).sv	2/16	2 in a row	10	32	o
2.a.6	viterbi_tx_rx(a6).sv	4/32	4 in a row	01	32	33
2.a.7	viterbi_tx_rx(a7).sv	4/32	4 in a row	10	32	16
2.a.8	viterbi_tx_rx(a8).sv	2/32	2 in a row	11	32	24
2.C.	viterbi_tx_rx(2c).sv	2/16	1 in a row	01	64	75
2.D	viterbi_tx_rx(2d).sv	4/16	1 in a row	10	64	30
2.E	viterbi_tx_rx(2e).sv	2/16	2 in a row	11	64	45
			Random Tests			
Test Number	ViterbiTxRx	Avg. BER	SymbolPattern	BitPattern	BadBitsIn	BadBitsOut
2.b.1	viterbi_tx_rx(2b1).sv	3/128	1 in a row	01	6	o
2.b.2	viterbi_tx_rx(2b2).sv	1/32	1 in a row	10	8	Ó
2.b.3	viterbi_tx_rx(2b3).sv	5/256	1 in a row	11	5	o
2.b.4	viterbi_tx_rx(2b4).sv	1/64	2 in a row	01	4	o
2.b.5	viterbi_tx_rx(2b5).sv	3/128	2 in a row	10	6	o
2.b.6	viterbi_tx_rx(2b6).sv	7/256	4 in a row	01	7	o
2.b.7	viterbi_tx_rx(2b7).sv	1/32	4 in a row	10	8	o
				11	5	o

The decoder is performing well because we expect badbitsout to be significantly lower than badbitsin. The tests are categorized into nonrandom and random, each presenting different conditions and bit patterns. Variations in performance across tests suggest the decoder's error correction efficiency.