




JOINT INSTITUTE
交大密西根学院

ECE2700J SU23 RC1

Number Systems, Logic Gates

Wenyue Li
5/20/2024



JOINT INSTITUTE
交大密西根学院

Numbers Systems

Basic concepts

- Binary: base 2
- Octal: base 8
- Decimal: base 10
- Hexadecimal: base 16



JOINT INSTITUTE
交大密西根学院


Numbers Systems

Conversion Exercises

1. Basic conversions

$$\begin{array}{r} 123 \\ \hline 2 | \quad 61 \\ \hline 2 | \quad 30 \\ \hline 2 | \quad 15 \\ \hline 2 | \quad 7 \\ \hline 2 | \quad 3 \\ \hline 2 | \quad 1 \quad 1 \\ \hline \end{array}$$

$$(123)_{10} = \underbrace{\qquad\qquad\qquad}_{\text{remainder}} 1 \mid 1 \mid 1 \mid 0 \mid 1 \qquad)_2$$



Numbers Systems

Conversion Exercises

2. Conversion with decimal points

$$\boxed{(123.45)_{10}} = (\underline{\hspace{1cm}} \underline{\hspace{1cm}} \underline{\hspace{1cm}} \underline{\hspace{1cm}} \underline{\hspace{1cm}} . \underline{\hspace{1cm}} \underline{\hspace{1cm}})_2$$

$$123 = 111011.$$

$$0.45 \times 2 = \boxed{0} \quad 0.$$

$$0.9 \times 2 = \boxed{1} \quad 1.$$

$$0.8 \times 2 = \boxed{1} \quad 1.$$

Note: usually we reserve 3 or 4 digits after the decimal point.



JOINT INSTITUTE
交大密西根学院

Numbers Systems

Conversion Exercises

3. Conversion between binary and octal, binary and hexadecimal

$2 \leftrightarrow 8$.


3 numbers $(1111011.01)_2 = (173.2)_8 = (7B.4)_{16}$

$\downarrow \cdot \downarrow \downarrow$

1 . 7 3

$\begin{array}{r} 0 \\ 1 \\ \hline 0 \end{array}$

$\begin{array}{r} 0 \\ 1 \\ \hline 2 \end{array}$



Numbers Systems

Signed Numbers

There're three common ways to represent negative numbers

- 1. Sign-magnitude representation
- 2. 1's complement representation: negate all the bits

0 \leftrightarrow positive
1 \leftrightarrow negative

- 3. 2's complement representation: negate all the bits and add 1

Using $(+123)_{10} = (01111011)_2$ as an example

1. $(-123)_{10} = (1111011)_2$
2. $(-123)_{10} = (1000100.)_2$
3. $(-123)_{10} = (1000101)_2$



JOINT INSTITUTE
交大密西根学院


Numbers Systems


Sign extension

Extend the sign bit to the left. In 2's complement representation, we simply repeat the sign bit.

Exercise: assuming we're using 2's complement

$$\underline{(7532 + BB4)_{16}} = (\quad)_2$$





Numbers Systems

Overflow

When the result of an operation is too large to be represented in the number of bits available.

$$-2^{n-1} \sim 2^{n-1} - 1$$

Question: what's the range of n-bit 2's complement representation?

1. If the signs of the operands are the same, but the sign of the result is different, then overflow occurs. If the signs of the operands are different, no overflow occurs.

$$\begin{array}{r} 0111 \\ + 0101 \\ \hline 1000 \end{array}$$

2. If the two most left carriers are different, then overflow occurs.

binary



JOINT INSTITUTE
交大密西根学院

Numbers Systems

Overflow

Exercises: Compare the two calculation. Is there any overflow in the following operations?

1. $(7532 + BB4)_{16} = (70E6)_{16}$ X overflow

2. $(7532 + 0BB4)_{16} = (80E6)_{16}$ ✓ overflow

3. $(0110 + 0101)_2 = ()_2$ ✓ overflow

4. $(1011 + 1111)_2 = (1010)_2$

$$\begin{array}{r} 0110 \\ 0101 \\ \hline 1011 \end{array}$$





+ $\begin{array}{r} 111 \\ 1011 \\ \hline 11010 \end{array}$



Logic gates

CMOS Transistor

nMOS / pMOS




JOINT INSTITUTE
交大密西根学院


Logic gates

Logic gates


Symbol and truth table of all logical gates: AND, NAND, OR, NOR, XOR, XNOR, NOT, buffer



all 1 → 1.



one of input is 1.
output will be 1.





NOT gate/Inverter

- Precedence of Logic Operations

NOT > AND > OR

$$Z = X'$$



Logic gates

Truth table

Truth table: A table that shows the output of a logic gate for all possible input combinations.

- Number of rows = 2^n , where n is the number of inputs
- When writing a truth table, we usually write the inputs in binary order,
i.e. abc = 000 to 111

3 inputs.
f

A	B	C	F
0	0	0	
0	0	1	
0	1	0	

~~order~~ order.




JOINT INSTITUTE
交大密西根学院

Logic gates

Representations of I/O Relationship

Equation, Truth Table, & Circuit

$$G = x'y'z + x'yz + xy'$$




JOINT INSTITUTE
交大密西根学院

Logic gates

Timing Diagram


Timing diagram: a diagram that shows the response to changes on a signal in voltage levels with time



Logic gates

Exercise:

1. Conversion between logical equation, logical circuit, and truth table:



2. Draw the timing diagram of the equation above with the given sequences

1. A = 1, B = 0, C = 1
2. A = 1, B = 1, C = 1
3. A = 0, B = 1, C = 1
4. A = 0, B = 1, C = 0
5. A = 1, B = 1, C = 0

