

ANIL SHARMA

Senior Undergraduate, Electronics and Communication, **NIT Sikkim**
Interest: Digital System Design, Embedded System.

BH-10, NIT Sikkim
Ravangla, Sikkim, India
b150023ec@nitsikkim.ac.in | aneels333@gmail.com
Webpage : <https://aneels3.github.io/>
Github : <https://github.com/aneels3>
☎ +91-7602579355 | +91-8145958800

Education

National Institute of Technology Sikkim, Ravangla, India.
Bachelor of Technology, Electronics and Communication Engineering. 2015 - 2019
CGPA: 7.52/10 (Dec 2018)

Govt. Sr. Sec. School Rhenock, Sikkim, India.
High School, CBSE 2014 - 2015
Percentage: 78.4 %

Govt. Sr. Sec. School Rhenock, Sikkim, India.
Secondary School, CBSE 2012 - 2013
CGPA: 8.0/10

Experience

Summer Intern, **Indian Institute of Technology Bombay**
Mentor : Prof. Virendra Singh May '18 - Jul '18

- Worked on hardware implementation of AES algorithm.
- Technologies/Tools: Verilog HDL and Xilinx Vivado Software.

Summer Trainee, **Motilal Nehru National Institute of Technology Allahabad**
Topics Covered: VLSI Design and Embedded System Jun '17 - Jul '17

- Covered basics concepts of VLSI Design and Embedded System.
- Technologies/Tools: Verilog HDL, ATCAT89C51, Xilinx ISE Design Suite and mikroC Pro.

Technical Skills

Programming Languages: C, Verilog HDL, Assembly (x86), Core Java, Python, \LaTeX .
Software Tools: Xilinx ISE, Vivado, HFSS 13.0, MATLAB, PyCharm, IntelliJ IDEA.
EDA | FPGA Tools: Cadence Virtuoso | Basys-3.
Platforms: Comfortable with Windows and Linux System.

Projects

Single Pipelined 128 bit AES Algorithm:
Topic : Cryptography | Mentor : Prof. Virendra Singh May '18 - Jul '18

- Implemented a efficient Single Pipelined 128 bit AES Encryption algorithm using Verilog HDL.

Digital Clock:
Topic: Embedded System Jun '17 - Jul '17

- Designed a Digital Clock using Embedded C, AT89C51 micro Controller board and displayed the DATE, TIME and NAMES of days on 16X2 LCD Screen of the development board.

Studies on Polarization Independent Frequency Selective Surfaces:
Final Year Project | Supervisor: Dr. Ayan Chatterjee Aug '18 - present

- Filter Design using HFSS 13.0 Software(Ongoing).

Position of Responsibility

Student Coordinator Training and Placement Cell, NIT Sikkim.
Technical Coordinator, UDGM | Cultural fest of NIT Sikkim.
Technical Coordinator, ABHIYANTRAN | Technical fest of NIT Sikkim.

Hobbies

Singing, Travelling, Playing Chess, Cricket and Football.