
Module 3 Timer, Interrupt, Programming

SYLLABUS

Programming Timers 0, 1, and 2 - Counter Programming - AVR interrupts - Programming Timer Interrupts - Programming External Hardware interrupts - Interrupt priority in the AVR.

Counters and Timers in Microcontrollers

- Many applications need to count an event or generate time delays. So,here are counter registers in microcontrollers for this purpose.
- When we want to count an event, we connect the external event source to the clock pin of
 the counter register. Then, when an event occurs externally, the content of the counter is
 incremented; in this way, the content of the counter represents how many times an event
 has occurred.
- When we want to generate time delays, we connect the oscillator to the clock pin of the counter. So, when the oscillator ticks, the content of the counter is incremented. As a result, the content of the counter register represents how many ticks have occurred from the time we have cleared the counter.



- In the microcontrollers, there is a flag for each of the counters. The flag is set when the counter overflows, and it is cleared by software.
- The second method to generate a time delay is to load the counter register and wait until the counter overflows and the flag is set.
- The AYR has one to six timers depending on the family member.
- They are referred to as Timers 0, 1, 2, 3, 4, and 5. They can be used as timers to generate a time delay or as counters to count events happening outside the microcontroller.

PROGRAMMING TIMERS 0, 1, AND 2

- Every timer needs a clock pulse to tick.
- The clock source can be internal or external.
- If we use the internal clock source, then the frequency of the crystal oscillator is fed into the timer. Therefore, it is used for time delay generation and consequently is called a timer.
- By choosing the external clock option, we feed pulses through one of the AYR's pins. This is called a counter.

Basic registers of timers

TCNTn

- ❖ In AYR, for each of the timers, there is a TCNTn (timer/counter) register. That means in ATmega32 we have TCNTO, TCNTl, andTCNT2.
- ❖ The TCNTn register is a counter. Upon reset, the TCNTn contains zero. It counts up with each pulse.
- ❖ The contents of the timers/counters can be accessed using the TCNTn. You can load a value into the TCNTn register or read its value.

TOYn

❖ Each timer has a TOYn (Timer Overflow) flag, as well. When a timer overflows, its TOY n flag will be set.

3. TCCRn.

- ❖ Each timer also has the TCCRn (Timer/counter control register) register for setting modes of operation.
- For example, you can specify TimerO to work as a timer or a counter by loading proper values into the TCCRO.

4. OCRn

- ❖ Each timer also has an OCRn (Output Compare Register) register.
- ❖ Each timer also has an OCRn (Output Compare Register) register. The content of the OCRn is compared with the content of the TCNTn. When they are equal the OCFn (Output Compare Flag) flag will be set.





figure: Timers in ATmega32

TimerO programming

TimerO is 8-bit in ATmega32; thus, TCNTO is 8-bit as shown in Figure.

TCNTn



Timer/Counter 0 Register

TCCRO (Timer/Counter Control Register) register

TCCOR is an 8-bit register used for control of TimerO. The bits for TCCRO are shown in Figure.

- CS02:CSOO (TimerO clock source)
- These bits in the TCCR register are used to choose the clock source.
- ☐ If CS02-CSOO has values between 001 and IOI, the oscillator is used as a clock source and the timer/counter acts as a timer.
- ☐ If CS02-CSOO are 110 or 111, the external clock source is used and it acts as a counter.
- WGM 01:00
- ☐ TimerO can work in four different modes.
- □ Normal, phase correct PWM,CTC, and Fast PWM.
- ☐ The WGMOl and WGMOO bits are used to choose one of them.

Bit	7		6	5	4	3	2	1	0
	FOO	0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00
Read/Write Initial Value	V	v)	RW 0	RW 0	RW 0	RW 0	RW 0	RW 0	RW 0
FOC0]	D7	while	generati	ng a wave	his is a wi Writing ompare m	l to it can	uses the v	
WGM00,	WGN	401							
	1	D6	D3		Timer0	mode sele	ctor bits		
		0	0		Normal				
		0	1		CTC (C	lear Timer	on Com	pare Mat	ch)
		1	0		PWM, p	hase corre	ect	50	
		1	1		Fast PW	/M			
COM01:0	0	D5 I	04	Compa	are Outpu	t Mode:			
				These	bits contr	ol the way	eform ge	enerator (see Chapter 15).
CS02:00	D2	D1	D0 Tin	ner0 clock	selector				
	0	0	0	No clo	ck source	(Timer/C	ounter ste	opped)	
	0	0	1	clk (N	o Prescali	ng)			
	0	1	0	clk / 8					
	0	1	1	clk / 6	4				
	1	0	0	clk / 2	56				
	1	0	1	clk / 1	024				
	1	1	0	Extern	al clock s	ource on 7	0 pin. C	lock on fa	alling edge.
	1	1	1	Extern	al alaak e	ourge on T	CO min C	look on r	ising edge.

Figure: TCCRO (Timer/Counter Control Register) Register

TIFR (Timer/counter Interrupt Flag Register) register

The TIFR register contains the flags of different timers, as shown in Figure Next, we discuss the TOYO flag, which is related to TimerO.

Bit	7	6	5	4	3	2	1	0
	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0
Read/Write Initial Value	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
TOV0	D0	Time	r0 overfl	ow flag bi	t			
	0 =	Timer0 di	d not ov	erflow.				
	1 =	Timer0 h	as overfl	owed (goi	ng from \$	FF to \$00)).	
OCF0	D1	Time	r0 output	t compare	flag bit			
	0 =	compare	match di	d not occu	ır.			
	1 =	compare	match oc	curred.				
TOV1	D2	Time	rl overfl	ow flag bi	t			
OCF1B	D3	Time	rl output	t compare	B match f	flag		
OCF1A	D4	Time	rl output	t compare	A match f	lag		
ICF1	D5	Input	Capture	flag		100 7 3		
TOV2	D6	Time	r2 overfl	ow flag				
OCF2	D 7	Time	r2 output	t compare	match fla	g		

Figure: TIFR (Timer/Counter Interrupt Flag Register)

Timer2 programming

Timer2 is an 8-bit timer. Therefore it works the same way as TimerO. But there are two differences between TimerO and Timer2.

- 1. Timer2 can be used as a real time counter. To do so, we should connect a crystal of 32.768 kHz to the TOSCl and TOSC2 pins of AYR and set the AS2 bit. For more information about this feature, see the AVR datasheet.
- 2. In TimerO, when CS02-CSOO have values 110 or 111, TimerO counts the external events. But in Timer2, the multiplexer selects between the different scales of the clock. In other words, the same values of the CS bits can have different meanings for TimerO and Timer2.

Bit	7	6	5	4	3	2	1	0
[FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20
Read/Write Initial Value	W	RW 0	RW 0	RW 0	RW 0	RW 0	RW 0	RW 0
FOC2	D7	while	generation	ng a wave	write-only Writing ompare ma	l to it can	uses the v	vave
WGM20,	WGM2	1						
	D6	D3		Timer2	mode sele	ctor bits		
	0	0		Normal				
	0	1		CTC (C	lear Timer	on Com	pare Mat	ch)
	1	0		PWM, I	phase corre	ect		
	1	1	Fast PWM					
COM21:2	0 D5	D4		are Outpu bits contr		eform ge	enerator (s	see Chapter 15)
CS22:20	D2 D1	D0 Tim	ner2 clock	selector				
	0 0	0	No clo	ck source	(Timer/C	ounter st	opped)	
	0 0	1	clk (N	o Prescali	ing)			
	0 1	0	clk / 8					
	0 1	1	clk / 3	2				
	1 0	0	clk / 6	4				
	1 0	1	clk / 1	28				
	1 1	0	clk/2	56				
	1 1	1	clk / 1	024				


figure:TCCR2 (Timer/Counter Control Register) Register

(Block diagram is same as of timer 0.please refer)

Timer1 programming

- ☐ Timer1 is a 16-bit timer and has lots of capabilities.
- ☐ Since Timer1 is a 16-bit timer its 16-bit register is split into two bytes.
- ☐ These are referred to as **TCNTIL** (Timerl low byte) and **TCNTIH** (Timerl high byte).
- ☐ Timer1 also has two control registers named **TCCRIA** (Timer/counter 1 control register) and **TCCRIB**. The TOV1 (timer overflow) flag bit goes HIGH.
- □ when overflow occurs. Timer 1 also has the prescaler options of 1:1, 1:8, 1:64,1:256, and 1:1024.
- ☐ There are two **OCR** registers in Timerl: **OCRIA** and **OCRIB**. There There are two separate flags for each of the OCR registers.

☐ Whenever TCNT 1 equals OCR I A, the OCF I A flag will be set on the next timer clock. When TCNT equals OCRIB, the OCFIB flag will be set on the next clock.



Simplified Diagram of Timerl.

☐ As Timer 1 is a 16-bit timer, the OCR registers are 16-bit registers as well and they are made of two 8-bit registers.

The TIFR register contains the TOVI, OCFIA, and OCFIB flags.

Bit	7	6	5	4	3	2	1	0
	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0
Read/Write Initial Value	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
TOV0	D0	Time	r0 overfl	ow flag bi	t			
	0 =	Timer0 d	id not ov	erflow.				
	1 =	Timer0 h	as overfl	owed (goi	ng from \$	FF to \$00)).	
OCF0	D1	Time	r0 output	compare	flag bit			
	0 =	compare	match di	d not occu	r.			
	1 =	compare	match oc	curred.				
TOV1	D2	Time	rl overfl	ow flag bi	t			
OCF1B	D3	Time	rl output	t compare	B match f	lag		
OCF1A	D4	Time	r1 output	compare	A match f	lag		
ICF1	D5	Input	Capture	flag		9278		
TOV2	D6	Time	r2 overfl	ow flag				
OCF2	D7	Time	r2 output	compare	match fla	g		

TIFR (Timer/Counter Interrupt Flag Register)

TCCRIA (Timer 1 Control) Register

Bit	7	6	5	4	3	2	1	0
	COMIAI	COMIA0 C	OMIBI	COM1B0	FOCIA	FOCIB	WGM11	WGM10
Read/Write Initial Value	R/W 0	R/W 0	R 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
COM1A	1:COM1/	A0 D7 D6		pare Outpoussed in S			el A	
COM1B1	I:COM1I	B0 D5 D4		pare Outpoussed in S			el B	
FOC1A		D3		Output Cussed in S			el A	
FOC1B		D2		Output Cussed in S			el B	
WGM11:	:10	D1 D0	Time	r1 mode (discussed	in Figure	9-18)	

TCCRIB (Timer 1 Control) Register

Bit	7		6	5	4	3	2	1	0	
	ICN	C1 IC	CES1	- V	VGM13	WGM12	CS12	CS11	CS10	TCCR1B
Read/W			R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial V		0	0	o o	0	0	0	0	0	
ICNC	1		D7	Input C	apture 1	Noise Car	celer			
				•	0 = Inp	out Captui	re is disable	ed.		
					1 = Inp	out Captui	re is enable	ed.		
ICES	1		D6	Input C	anture	Edge Sele	ct			
l CLS			Do	mput C			he falling	negative	edge	
						T	he rising (100 miles 100 mi	
			D.5			piare on i		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ougo	
WCM	112.300	1412	D5	Not use	3676					
WGM	113:WG	WIIZ	D4 D3	Timer	l mode					
Mode	WGM13	WGM12	WGM11	WGM10	Timer/C	Counter Mo	de of Opera	tion Top		TOV1 Flag
-	_		-		Manual	=		O FFF	OCR1x	Set on
0	0	0	0	0	Normal	5			F Immediate	
1	0	0	0	1	_	Phase Corre		0x00F		ВОТТОМ
2	0	0	1	0	_	Phase Corre		0x01F		BOTTOM
3	0	0	1	1		Phase Corre	ct, 10-bit	0x03F		воттом
4	0	1	0	0	CTC				A Immediate	MAX
5	0	1	0	1	_	/M, 8-bit		0x00F		TOP
6	0	1	1	0	_	M, 9-bit		0x01F		TOP
7	0	1	1	1		/M, 10-bit		0x03F		TOP
8	1	0	0	0			requency Cor		BOTTOM	
9	1	0	0	1	PWM, I	Phase and Fi	requency Cor	rect OCR1.	BOTTOM	BOTTOM
10	1	0	1	0	PWM, I	Phase Corre	ct	ICR1	TOP	BOTTOM
11	1	0	1	1	PWM, I	Phase Correc	et	OCR1.	A TOP	BOTTOM
12	1	1	0	0	CTC			ICR1	Immediate	MAX
13	1	1	0	1	Reserve	d		-	-	-
14	1	1	1	0	Fast PW	/M		ICRI	TOP	TOP
15	1	1	1	1	Fast PW	/M		OCR1	TOP	TOP
CS12:	CS10	D2D1	D0	Timer1	clock s	elector				
			0				Counter sto	opped)		
		0 0	1		prescal	S		,		
		0 1	0	clk/8		300 30 60				
		0 1	1	clk / 64						
		1 0	0	clk / 25	6					
		1 0	1	clk / 10						
		1 1	0				T1 pin. C			0.00
		1 1	1	Externa	ıl clock	source on	T1 pin. C	lock on ri	sing edge.	

COUNTER PROGRAMMING

• The AVR timer can also be used to count, detect, and measure the time of events happening outside the AVR. The use of the timer as an event counter is covered in this section.

- When the timer is used as a timer, the AVR's crystal is used as the source of the frequency.
- When it is used as a counter, however, it is a pulse outside the AVR that increments the TCNTx register.
- Notice that, in counter mode, registers such as TCCR, OCRO, and TCNT are the same as for the timer.

CSOO, C501, and C502 bits in the TCCR0 register

- The CS bits (clock selector) in the TCCR register decide the source of the clock for the timer.
- If CS02:00 is between I and 5, the timer gets pulses from the crystal oscillator.
- In contrast, when CS02:00 is 6 or 7, the timer is used as a counter and gets its pulses from a source outside the AVR chip.
- counter counts up as pulses are fed from pin TO (Timer/Counter 0 External Clock input).
- In the case of TimerO, when CS02:00 is 6 or 7, pin TO provides the clock pulse and the counter counts up after each clock pulse coming from that pin.
- Timer1, when CS12:10 is 6 or 7, the clock pulse coming in from pin Tl.(Timer/Counter 1 External Clock input) makes the TCNTl counter count up.
- When CS 12: 10 is 6, the counter counts up on the negative (falling) edge. When CS12:10 is 7, the counter counts up on the positive (rising) edge.




figure: Timer/Counters 0 and 1 Prescalers.

AVR INTERRUPTS

Interrupts vs. polling

- A single microcontroller can serve several devices.
- There are two methods by which devices receive service from the microcontroller: interrupts or polling.
- In the *interrupt method*, whenever any device needs the microcontroller's service, the device notifies it by sending an interrupt signal.
- Upon receiving an interrupt signal, the microcontroller stops whatever it is doing and serves the device.
- The program associated with the interrupt is called the interrupt service routine (ISR) or interrupt handler.
- In *polling*, the microcontroller continuously monitors the status of a given device; when the status condition is met, it performs the service.
- After that, it moves on to monitor the next device until each one is serviced.
- Although polling can monitor the status of several devices and serve each of them as certain conditions are met, it is not an efficient use of microcontroller.
- The advantage of interrupts is that the microcontroller can serve many devices (not all at the same time, of course); each device can get the attention of the microcontroller based on the priority assigned to it.
- The polling method cannot assign priority because it checks all devices in a round-robin fashion. More importantly, in the interrupt method the microcontroller can also ignore (mask) a device request for service.
- This also is not possible with the polling method.
- The most important reason that the interrupt method is preferable is that the polling method wastes much of the microcontroller's time by polling devices that do not need service
- So interrupts are used to avoid tying down the microcontroller.

Interrupt service routine

- For every interrupt, there must be an interrupt service routine (ISR), or interrupt handler.
- When an interrupt is invoked, the microcontroller runs the **interrupt service routine**.
- Generally, in most microprocessors, for every interrupt there is a fixed location in memory that holds the address of its ISR.
- The group of memory locations set aside to hold the addresses of ISRs is called the **interrupt vector table.**

Steps in executing an interrupt

Upon activation of an interrupt, the microcontroller goes through the following steps:

- I. It finishes the instruction it is currently executing and saves the address of the next instruction (program counter) on the stack.
- 2. It jumps to a fixed location in memory called the interrupt vector table. The interrupt vector table directs the microcontroller to the address of the interrupt service routine (ISR).
- 3. The microcontroller starts to execute the interrupt service subroutine until it reaches the last instruction of the subroutine, which is RETI (return from interrupt).
- 4. Upon executing the RETI instruction, the microcontroller returns to the place where it was interrupted. First, it gets the program counter (PC) address from the stack by popping the top bytes of the stack into the PC. Then it starts to execute from that address.

Table 10-1: Interrupt Vector Table for the ATmega32 AVR

Interrupt	ROM Location (Hex)	
Reset	0000	
External Interrupt request 0	0002	
External Interrupt request 1	0004	
External Interrupt request 2	0006	
Time/Counter2 Compare Match	0008	
Time/Counter2 Overflow	000A	
Time/Counter1 Capture Event	000C	201 1000
Time/Counter1 Compare Match A	000E	
Time/Counter1 Compare Match B	0010	***
Time/Counter1 Overflow	0012	(2) (2)
Time/Counter0 Compare Match	0014	
Time/Counter0 Overflow	0016	
SPI Transfer complete	0018	
USART, Receive complete	001A	
USART, Data Register Empty	001C	
USART, Transmit Complete	001E	
ADC Conversion complete	0020	
EEPROM ready	0022	
Analog Comparator	0024	
Two-wire Serial Interface (I2C)	0026	
Store Program Memory Ready	0028	

Sources of interrupts in the AVR

There are many sources of interrupts in the AYR, depending on which peripheral is incorporated into the chip. The following are some of the most widely used sources of interrupts in the AYR:

- I. There are at least two interrupts set aside for each of the timers, one for overflow and another for compare match.
- 2. Three interrupts are set aside for external hardware interrupts. Pins PD2(PORTD.2), PD3 (PORTD.3), and PB2 (PORTB.2) are for the external hardware interrupts INTO, INTI, and INT2, respectively.

3. Serial communication's USART has three interrupts, one for receive and tw interrupts for transmit.

- 4. The SPI interrupts.
- 5. The ADC (analog-to-digital converter).

Enabling and disabling an interrupt

Upon reset, all interrupts are disabled (masked), meaning that none will be responded to by the microcontroller if they are activated. The interrupts must be enabled (unmasked) by software in order for the microcontroller to respond to them. The 07 bit of the SREG (Status Register) register is responsible for enabling and disabling the interrupts globally. Figure shows the SREG register. The I bit makes the job of disabling all the interrupts easy. With a single instruction "CLI" (Clear Interrupt), we can make I= 0 during the operation of a critical task.




figure:Bits of Status Register (SREG)

Steps in enabling an interrupt

To enable any one of the interrupts, we take the following steps:

- 1. Bit D7 (I) of the SREG register must be set to HIGH to allow the interrupts to happen. This is done with the "SEI" (Set Interrupt) instruction.
- 2. If I = 1, each interrupt is enabled by setting to HIGH the interrupt enable (IE) flag bit for that interrupt. There are some I/O registers holding the interrupt

enable bits. Figure above below that the TIMSK register has interrupt enable bits for TimerO, Timer I, and Timer2.

It must be noted that if I=0, no interrupt will be responded to, even if the corresponding interrupt enable bit is high.

D7							D0		
OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0		
TOIE0			interrupt e						
				w interrup					
2022-07				w interrupt					
OCIE0				ch interrup					
				re match in	77				
				e match in	terrupt				
TOIE1			interrupt e						
				w interrup					
				w interrupt		r.			
OCIE1B		10 H W T - 10 H W C		natch intern					
				re B match					
				e B match					
OCIE1A		Timer1 output compare A match interrupt enable = 0 Disables Timer1 compare A match interrupt							
			9-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	e A match	interrupt				
TICIE1			ure interru						
				apture inte					
				apture inter	rrupt				
TOIE2			interrupt e						
				w interrup					
				w interrupt					
OCIE2				ch interrup					
= 0 Disables Timer2 compare match interrupt									
	= 1 Enab	les Time	r2 compar	e match in	terrupt				
These bits, ald	ong with the	e I bit, m	ust be set	high for ar	interrupt	to be resp	onded to.		
Upon activation				1.0					
another interre									
one. At the en	d of the IS	R, the RE	TI instruc	tion will n	nake I = 1	to allow	another inte		
rupt to come i	n.								

TIMSK (Timer Interrupt Mask) Register

PROGRAMMING TIMER INTERRUPTS

Rollover timer flag and interrupt

- The timer overflow flag is raised when the timer rolls over.
- In polling TOVO, we have to wait until TOVO is raised.
- The problem with this method is that the microcontroller is tied down waiting for TOVO to be raised, and cannot do anything else.
- Using interrupts avoids tying down the controller.
- If the timer interrupt in the interrupt register is enabled, TOVO is raised whenever the timer rolls over and the microcontroller jumps to the interrupt vector table to service the ISR.
- In this way, the microcontroller can do other things until it is notified that the timer has rolled over.
- To use an interrupt in place of polling, first we must enable the interrupt because all the interrupts are masked upon reset.
- The TOIEx bit enables the interrupt for a given timer. TOIEx bits are held by the TIMSK register.

Timer	Interrupt	Flag	Bits	and	Associated	Registers
						-

Interrupt Overflow Flag Bit		Register	Enable Bit	Register
Timer0	TOV0	TIFR	TOIE0	TIMSK
Timer1	TOV1	TIFR	TOIE1	TIMSK
Timer2	TOV2	TIFR	TOIE2	TIMSK


PROGRAMMING EXTERNAL HARDWARE INTERRUPTS

- The number of external hardware interrupt interrupts varies in different AYRs.
- The ATmega32 has three external hardware interrupts: pins PD2 (PORTD.2), PD3 (PORTD.3), and PB2 (PORTB.2), designated as INTO, INTI, and INT2, respectively.
- Upon activation of these pins, the AYR is interrupted in whatever it is doing and jumps to the vector table to perform the interrupt service routine.

External interrupts INTO, INT1, and INT2

• There are three external hardware interrupts in the ATmega32: INTO, INTI, and INT2. They are located on pins PD2, PD3, and PB2, respectively.

- As the interrupt vector table locations \$2, \$4, and \$6 are set aside for INTO,INTI, and INT2, respectively.
- The hardware interrupts must be enabled before they can take effect. This is done using the INTx bit located in the GICR register.



GICR (General Interrupt Control Register) Register

INTERRUPT PRIORITY IN THE AVR

We must deal with what happens when two interrupts are activated at the same time. Which of these two interrupts is responded to first.

Interrupt priority

- If two interrupts are activated at the same time, the interrupt with the higher priority is served first.
- The priority of each interrupt is related to the address of that interrupt in the interrupt vector.
- The interrupt that has a lower address, has a higher priority.
- For example, the address of external interrupt 0 is 2, while the address of external interrupt 2 is 6; thus, external interrupt 0 has a higher priority, and if both of these interrupts are activated at the same time, external interrupt 0 is served first.

Interrupt inside an interrupt

• What happens if the AYR is executing an ISR belonging to an interrupt and another interrupt is activated?

- When the AYR begins to execute an ISR, it disables the I bit of the SREG register, causing all the interrupts to be disabled, and no other interrupt occurs while serving the interrupt.
- When the RETI instruction is executed, the AYR enables the I bit, causing the other interrupts to be served.
- If you want another interrupt (with any priority) to be served while the current interrupt is being served you can set the I bit using the SEI instruction.
- For example, in a low-level-triggered external interrupt, enabling the I bit while the pin is still active will cause the ISR to be reentered infinitely, causing the stack to overflow with unpredictable consequences.