

hrs

/ /20

Exams Office  
Use Only

University of the Witwatersrand, Johannesburg

Course or topic No(s)

ELEN224

Course or topic name(s)

Paper Number & title

Electronics I

Examination/Test\* to be  
held during month(s) of  
(\*delete as applicable)

June 2000

Year of Study  
(Art & Sciences leave blank)

Second

Degrees/Diplomas for which  
this course is prescribed  
(BSc (Eng) should indicate which branch)

B.Sc (Eng) Elec.

Faculty/ies presenting  
candidates

Engineering

Internal examiners  
and telephone  
number(s)

Dr. A. R. Clark x7223

External examiner(s)

Dr. G. J. Gibbon

Special materials required  
(graph/music/drawing paper)  
maps, diagrams, tables,  
computer cards, etc)

None

Time allowance

Course  
Nos

ELEN224

Hours

Three

Instructions to candidates  
(Examiners may wish to use  
this space to indicate, inter alia,  
the contribution made by this  
examination or test towards  
the year mark, if appropriate)

Answer *ALL* questions.  
Type '2' Examination.

Internal Examiners or Heads of Department are requested to sign the  
declaration overleaf

1. As the Internal Examiner/Head of Department, I certify that this question paper is in final form, as approved by the External Examiner, and is ready for reproduction.

2. As the Internal Examiner/Head of Department, I certify that this question paper is in final form and is ready for reproduction.

(1. is applicable to formal examinations as approved by an external examiner, while  
2. is applicable to formal tests not requiring approval by an external examiner—Delete whichever is not applicable)

Name:\_\_\_\_\_ Signature:\_\_\_\_\_

(THIS PAGE NOT FOR REPRODUCTION)

**This version printed with the “comments” option  
NOT FOR PRINTING!!!!!!!!!!!!**

Note: Show *ALL* workings, complete with the necessary comments!!—regardless of how fast your calculator can print the results in one step. I am not interested in how well you can read your formulae from your formula sheet. I am marking your reasoning, not only the answer!! Marks are awarded for the reasoning as well as the “answer”. A correct numerical answer will not necessarily attract any marks!

### Question 1

#### OP-AMP QUESTION

An inverting amplifier with a gain of  $-100\text{V/V}$  and an input resistance of  $100\text{k}\Omega$ , uses an op-amp with a  $1\text{mV}$  offset voltage, a bias current of  $30\text{nA}$ , and an offset bias current of  $3\text{nA}$ .

What output voltage offset results with

- a) a basic uncompensated design
- b) a bias-current compensated design (where a resistor is placed from the non-inverting terminal to ground).

Which offset source dominates in each case?

KC 2.50

THIS QUESTION WILL FRIGHTEN MOST :-)

$G=100$ ,  $R_{IN} = 100\text{k}\Omega (=R_1)$ , HENCE  $R_2=10\text{M}\Omega$

IN THE UNCOMPENSATED CASE, BOTH THE EFFECTS OF THE OFFSET VOLTAGE AND THE BIAS CURRENTS CAUSE A VOLTAGE AT THE INVERTING INPUT. THIS VOLTAGE IS THEN MULTIPLIED BY THE CLOSED LOOP GAIN TO FORM THE OUTPUT OFFSET. THE BIAS CURRENTS SUCK CURRENT FROM THE EFFECTIVE PARALLEL COMBINATION OF  $R_1$  AND  $R_2$ .

HENCE THE OUTPUT VOLTAGE BECOMES

$$v_0 = (1 + R_2/R_1)(V_{os} + V_{bias}) = 101(1\text{mV} + 30 \times 10^9 \times 100\text{k}||10\text{M} = 101(1\text{mV} + 3\text{mV}) = 404\text{mV}$$

NOTE THAT THE VOLTAGE FROM THE BIAS CURRENTS DOMINATES THE OUTPUT OFFSET.

FOR THE BIAS-CURRENT COMPENSATED DESIGN,  $R_3 = R_1//R_2$ , AND THE VOLTAGE AT BOTH TERMINALS IS RAISED DUE TO THE BIAS CURRENTS, AND THE OUTPUT VOLTAGE OFFSET IS THEN CANCELLED. THE ONLY REMAINING CAUSE OF OUTPUT OFFSET IS THEN THE  $V_{OS}$  AND THE  $I_{OS}$ . IN THE WORST CASE,

$$v_0 = 101(1\text{mV} + 3 \times 10^9 \times 100\text{k}) = 101(1\text{mV} + 0.3\text{mV}) = 131\text{mV}$$


NOTE THAT THE  $V_{OS}$  DOMINATES THE OUTPUT.

(20 marks)

## Question 2

DIGITAL QUESTION – DEAD SIMPLE STUFF.

- (a) Simplify the following to a minimum number of gates:



00Exam

(10 marks)

TRIVIAL

- (b) Design a state-machine which cycles between 5 possible states. (15 marks)

IE A COUNTER WITH SIMPLE COMBINATIONAL LOGIC TO RESET IT. THEY HAVE THE CHOICE OF FLIP FLOPS AND POLARITY OF EDGE TRIGGERING.

(Total 25 marks)

## Question 3

DIODE QUESTION

Design a dual-ended power supply for an audio amplifier. It is required that the rails are at  $\pm 50\text{V}$ , and that each rail can deliver  $4\text{A}$ . Justify all assumptions. *Hint: By “design”, I mean specify the characteristics and ratings of all components used.* (20 marks)

SIMPLE STUFF, BUT WILL GET A WIDE RANGE OF ALLOWABLE RIPPLE ETC.. I AM LOOKING HERE FOR A BIT OF ENGINEERING JUDGEMENT IN SIZING THE CAPS. CAN THEY ACTUALLY RELATE THE  $4\text{A}$  TO A DISCHARGE RATE AND HENCE A VOLTAGE DROP.

IF THEY DO INCLUDE A VOLTAGE REGULATOR, THE LOWEST RIPPLE VOLTAGE MUST STILL BE  $2\text{V}$  ABOVE THE OUTPUT VOLTAGE ETC.

ONLY TWIST IS THE DUAL-ENDED BIT.

CLEARLY NO “ANSWER” IN A NUMERICAL FORM.

## Question 4

- (a) Fully design and specify a circuit to turn on a security floodlight at night. Amongst other possible components, use an LDR (Light Dependant Resistor) and an NPN

I AM LOOKING FOR A SIMPLE BUT THOROUGH DESIGN WHERE THE LDR IS FED BY A RESISTOR. THE QUESTION IS REALLY A CHECK ON WHETHER THEY INDIVIDUALLY DESIGNED THEIR PROJECT, WHERE THE LDR WAS USED WITH OP-AMPS TO DO THE SAME.

AS LIGHT DECREASES, THE VOLTAGE AT THE LDR INCREASES, AND WILL TURN ON THE NPN TRANSISTOR. THE SUBTLETY COMES IN THE FACT THAT THE BASE DRIVE NEEDS SUPPLYING FROM THE POTENTIAL DIVIDER TOO.

HENCE SIZING OF THE RESISTORS IS IMPORTANT. MOST OF THE “FEEL” FOR THE LDR ETC WILL HAVE COME FROM THE PROJECT. THEY MUST RECOGNISE THAT A RELAY WILL BE NEEDED FOR THE MAINS. BONUS IF THEY DERIVE A NON TRANSFORMERED POWER SOURCE!!!!

BONUS PLUS IF THEY ACTUALLY USE A TRANSISTOR BASED SCHMIDT TRIGGER

(THE RELAY ITSELF WILL PROVIDE SUFFICIENT HYSTERESIS, BUT I DON’T EXPECT ANYONE TO ACTUALLY MENTION THIS!)

(15 marks)

- (b) With the aid of sketches, explain how an N-channel enhancement MOSFET first gains its channel. Further explain what happens when the transistor conducts an appreciable current. (10 marks)


A LITTLE BIT OF BOOKWORK. NEED TO SEE GATE-BODY RISE TO GIVE DEPLETION REGION, FOLLOWED BY N-CHANNEL FORMING AFTER THE THRESHOLD VOLTAGE. AS CURRENT INCREASES, CHANNEL SKEWS AND PINCHES OFF. ALLEVIATED BY INCREASING GATE VOLTAGE.

(Total 25 marks)

## Question 5

TRANSISTOR QUESTION (SSEx6.7)

Consider the following circuit:



- (a) For the current mirror shown above using two matched-gain transistors, find the value of  $R$  that results in  $I_o = 1\text{mA}$  with  $V_{CC} = 5\text{V}$
- Assume  $\beta = \infty$
  - Assume  $\beta = 100$
  - For case (ii), for what values of  $V_o$  will the current mirror work?
- (b) In what application would the above circuit be used?. TRANSISTOR BIASING, LONG TAILED PAIRS ETC

OBVIOUSLY, FOR INFINITE  $\beta$ , THE CURRENT FEEDING INTO BOTH BASES IS NEGLECTED. HENCE  $R = (5 - 0.7) / 1\text{mA} = 4.3\text{k}$

FOR  $\beta = 100$ , HOWEVER, A FULL ANALYSIS NEEDS DOING. ASSUMING THAT THE BASE DRIVES ARE THE SAME (MATCHED). WE NOW GET  $2i_B$  THROUGH  $R$  AS WELL. HENCE  $I_o = 1\text{mA}$ ,  $i_B = 10\mu\text{A}$ ,  $I_{ref} = 1.02\text{mA}$ ,  $R = (5 - 0.7) / 1.02\text{mA} = 4.22\text{k}$

(Total 20 marks)

(Exam Total 110 marks)

(100%=100 marks)