



# FLIP FLOPS

- computers use OR, AND, XOR and other gates for decision making, binary addition and subtraction. multiplication and division are performed through repeated addition and subtraction.
- In addition, a computer needs memory or storage elements for storing a binary digit.
- These storage devices are also digital devices with two stable states. By the application of trigger pulse to one of the inputs, the states can be changed from one to the another.
- A storage device is heart of a binary counting system.
- the flip flops are widely used as switches, latches, counters, registers and memory cells in computers.
- Since the information is locked or latched in the FF, these FF are also called as latch.




1-Bit memory element (latch) :-




S R  
1 1 → impractical state


S	R	Q
0	1	0
1	0	1
0	0	No change
1	1	—



## clocked S-R flip flop




1 ← steering gates → 2 ← Latch →



characteristic table

S	R	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X



Truth table

S	R	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	(Ambiguous state)

characteristic equation

S	0	1	1	1
R	0	0	1	1
0	0	1	0	0
1	1	1	X	X

$$Q(t+1) = S + \bar{R}Q$$

## clocked D-flip flop



Truth table

D	Q(t+1)
0	0
1	1

characteristic table

D	Q(t)	Q(t+1)
0	0	0
0	1	0
1	0	1
1	1	1

$$Q(t+1) = D\bar{Q} + DQ$$

$$\Rightarrow \underline{Q(t+1) = D}$$

## Clocked JK flip flop


→ JK flip flop is the most widely used type of flip flop.

→ J and K designations for inputs have no known significance except that they are adjacent letters in the alphabet.

→ The functioning of J-K flip flop is identical to that of R-S flip flop in RESET, SET, and No change conditions of operation.

The difference is that the J-K flip flop has no invalid state as does the R-S flip flop.

→ JK flip flop is widely used in digital devices such as counters, registers, arithmetic logic units, and other digital systems.



Truth table

J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\overline{Q(t)}$


Characteristic table

J	K	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

J \ KQ	00	01	11	10
0	0	1	0	0
1	1	1	0	1

$$Q(t+1) = J\overline{Q} + \overline{K}Q$$

Clocked T-flip flop (Toggle)





Truth table

T	Q(t+1)
0	Q(t)
1	$\bar{Q}(t)$



Characteristic table

T	Q(t)	Q(t+1)
0	0	0
0	1	1
1	0	1
1	1	0

$$Q(t+1) = \bar{T}Q(t) + T\bar{Q} = T \oplus Q$$



1, Determine the output frequency of the following flip flop if the clock frequency is 1 KHz.



$$T_o = 2T_m \Rightarrow f_o = \frac{1}{2}f_m$$

Sol

$$f_o = 500 \text{ Hz} = 0.5 \text{ KHz}$$


→ Toggle flip flop acts as a frequency divider.

# Types of Triggering


(1) Level Triggering  ← can be used with D.C.I.P.

(b) Edge Triggering


(i) +ve edge triggered



(ii) -ve edge triggered




## Asynchronous (or) Direct inputs





CLK	PR	CLR	Q
0	0	1	1
0	1	0	0
1	1	1	o/p depends on J & K inputs
1	1	1	

→ when the clock pulse is applied PR & CLR must be high in order to set proper functioning.



## Race around condition

$J=1, K=1$  (in JK flip flop)



when  $t_p \gg D_t \Rightarrow$  Race around condition where the o/p toggles many times.

note The Race around condition ~~does~~ not occur in edge triggered flip flop. It occurs only in level triggered flip flops.


→ To avoid race around condition

$$t_p \leq \Delta t$$

→ Race around condition in J-K flip flop can be avoided by making  $t_p \leq \Delta t$ , this is achieved

(i) By introducing the delay elements in the feed back path of J-K flip flop.

(ii) By using master-slave J-K flip flop.



CLK = 1  $\Rightarrow$  master is active and slave is inactive.

## Boolean Algebra

AND law, OR law.

(1) commutative law (2) Associative law (3) Distribution law (4) Absorption law.

(5) consensus law (6) Transposition law (7) De Morgan's law (8) duality ~~principle~~ <sup>property</sup>.



→ min term, max term. , → SOP, POS form.

→ Degenerative & non Degenerative form.

→ K-map.

→ combinational ckt's.


## Combinational circuits :-



sequential ckt:- the output depends on present input & present state (previous outputs) of the system.

## Arithmetic combinational circuits:-


(1) Half adder:-




Truth table

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \bar{A}B + A\bar{B} = A \oplus B ; C = A \cdot B.$$



(2) Full adder



A	B	C <sub>i</sub>	S	C <sub>i+1</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = A \oplus B \oplus C_i$$

$$C_{i+1} = C_i (A \oplus B) + AB$$

BC	00	01	11	10
A=0		1		1
A=1	1		1	

$$S = \bar{A}\bar{B}C_i + A\bar{B}\bar{C}_i + ABC_i + \bar{A}B\bar{C}_i$$

$$S = \cancel{A\bar{B}C_i} \cdot \cancel{(\bar{A}B\bar{C}_i)} \cdot \underline{(A \oplus B) \oplus C_i}$$

$$= (\bar{A}B + A\bar{B})\bar{C}_i + (\bar{A}B + A\bar{B})C_i$$

$$= \bar{A}B\bar{C}_i + A\bar{B}\bar{C}_i + [(\bar{A}B) \cdot (A\bar{B})]C_i$$

$$= \bar{A}B\bar{C}_i + A\bar{B}\bar{C}_i + [(A+B) \cdot (\bar{A}+\bar{B})]C_i$$

$$= \bar{A}B\bar{C}_i + A\bar{B}\bar{C}_i + ABC_i + \bar{A}B\bar{C}_i$$

BC	00	01	11	10
A=0			1	
A=1		1	1	1

$$C_{i+1} = \bar{A}BC_i + AC_i + AB$$


(0)

$$= \bar{A}BC_i + A\bar{B}C_i + ABC_i + ABC_i$$


$$= (A \oplus B)C_i + AB(\bar{C}_i + C_i)$$

$$= \underline{(A \oplus B)C_i + AB}$$






(3) Half subtractor:-



A	B	D	b
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$D = A \oplus B$$

$$b = \bar{A} \cdot B$$



(4) Full subtractor:-

A	B	$b_i$	D	$b_{i+1}$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$D = A \oplus B \oplus b_i$$

$$b_{i+1} = \bar{A}\bar{B}b_i + \bar{A}B\bar{b}_i + \bar{A}Bb_i + ABb_i$$

$$= \bar{A}b_i + \bar{A}B + Bb_i$$

(5)

ex: = Implement the following simultaneous equations using only half adders.

$$D = A\bar{B}C + \bar{A}BC$$

$$E = ABC$$

$$F = A \oplus B \oplus C$$

$$G = ABC + (\bar{A} + \bar{B})C$$


Sol:

$$D = (A\bar{B} + \bar{A}B)C = (A \oplus B) \cdot C$$

$$E = A \cdot B \cdot C$$


$$F = (A \oplus B) \oplus C$$

$$G = ABC + \overline{AB} \cdot C = AB \oplus C$$



4- Bit parallel Binary Adder:-

$$\begin{array}{r} A = A_4 \ A_3 \ A_2 \ A_1 \\ B = B_4 \ B_3 \ B_2 \ B_1 \\ \hline C_4 \ C_3 \ C_2 \\ \hline C_5 \ S_4 \ S_3 \ S_2 \ S_1 \end{array}$$



dis: ∴, the speed of operation is less due to propagation delays add.

adv: easy of implementation.