### FLIP FLOPS

- -> computer use OR, AND, XOR and other gates for decision making, binny addition and subtraction. multiplication and division are performed through repeated addition and subtraction.
- -> In addition, a computer needs memory or storage elements for storing a binary digit.
- These storage devices are also digital clerices with two stills stilly.

  By the application of trigger pulse to one of the impuls, the states can be changed from one to the another.

A storge device is heart of a linery country eyetem.

- -> the flip flops are widely used as switches, letches, counters, registery and memory cells in computers.
- -> Since the information is looked or latched in the FF, this
  FF are also called as latch.







Fig: Styllaran		
1-Bit memory element (Latch):	S	R
1-812	0	]
R(Reset)		6
S R 11 > imprectal state.	0	0
	( )	
$s(set)$ $\overline{Q}$		
3 20 20		
5		
K-Do-D		





### chrecteristic leble


	T 5	1 R	alt)	a(++1)
i	0	.0	0	0
$\cdot  $	0	0	1 1	1 /
-  -	0		0	0
-			1	0
-	0		,	1
]_		0	,	
	)	0	,	
	1	1	0	
]-		1		X
	'			-




#### Trutt the

S	R	Q(t+1)
0	0	alt)
0	1	0
1	0	
,	1	(Ambiguous state)

#### characteristic exuetion



### closed D- flip flops



Trutt tible

11	) (Q(++1) /
01	To-
1	<u> </u>

characteristic table

D	Qlt)	(a(+1))
1001	0-0-	0

Q(t+1)

 $=D\overline{Q}+DQ$ 

clorked JK flip flop.


- JK flip flop is the most widely used type of flip flop.

- Jand K designations for impute hove no Known significance except that they are adjuscent letters in the alphabet.

The functioning of J-K flip flop is identical to that of R-S flip flop in RESET, SET, and No change Conditions of operation.

The difference is that the J-K flip flop his no invalid state as does the R-S flip flop.

-> JK flip flop is widely used in digital devices such as counters, registers, writemetic logic units, and other digital eystems



Trutt tible


J	-   K	[ Q(t+1)
to	10	alt)
to	1)_	0
H	0	
TI		Q(t)
<u> </u>		

characteristic tible

								_
15		K		Q (t)		a	(H)	)
1	5	0	1	0		0		
10	7	0	$\rfloor$		$\downarrow$			l
0	1	\$1		0		6		
0	1	)	T	1	I	0		
1	Ī	0		0		)	T	
11,		0		1	,	J		
_ [		1		07	<u>→</u>	]		
		1		11	<u>→</u>	0	7	

J\	<a>.</a>	. 01	, 11	, 10
0	0	M	0	6
7	$\mathcal{D}$		_0	1
		$r_{\mathcal{O}}$	+	7.0

$$Q(f+1) = \overline{JQ} + \overline{KQ}.$$



Tossle flip flop acts as a frevnency divider.

Types of Trisgering L

Level trossering

& can be used with D.cip.

Edge trisering (b)

the edge trasgered

(ii) - re edge tussered

Direct inputs 2 Asynchronous (On) PPR (preset)

on (clear)

I CLK	Pr	(N	Q	7
0	0	0	0	
1 52/	1	//	olp depends on J&Kil	
	Y		JOK il	روم

when the clar pulse is applied PT & CT must be high in order &

functioning.

JK flip flop) (in

tp >> D t >> Rece around condition when

where the O/P toggles many times. orcur in edge trossered flip fly Role around condition de not

occurs only in level trissered flip flops.

To avoid trece around condition to T-K flip flop can be avoided by making  $fp \leq Df$ , this is achieved

(i) by introducing the delay elements in the feel back path of J-K flip flop.

(ii) by using mester-slove J-K flip flop.

CIK musta

Slive

K Q K Q

CLK =1 >> muster is active and slive is inective

Boolean Alsebrac AND low, or low.

(1) cumulative low (2) Associative low (3) Distribution low (4) Absorption low.

(6) Consonous less (6) Transpositionless (7) De moyong less (8) Duality property


-> min term, mex lerm., -> sop, pos form.


Degenerative & non Degenerative form.

K-mep.

-> Combinational CKts.


# Combinational circuits:






depends on present input & present state (previous The output somerial cxt. outputs) of the system.


# Arithmatic Combinational circuits:



A	$\mathcal{B}$		S	C
0	0	$\neg$	0	O
0	1		1	O-
1	$\bigcirc$		1	0
ĺ	1		0	1

S= AB+AB = A FB; C=A·B.






$$S = A \oplus B \oplus C_i$$
  
 $C_{i+1} = C_i (A \oplus B) + AB$ 


000000000000000000000000000000000000000	A B Ci	S	Citl	
	001001001	1 0 1		


A B	00	01	11	16
0		1		]
1	1		1	

$$= \overline{A}B\overline{C} + A\overline{B}\overline{C} + \left[ \left( \overline{A}B \right) \cdot \left( \overline{A}\overline{B} \right) \right] C$$

(0)








A B	D 5
00	00
01	1 1
10	10
	06
•	

$$D = A \oplus B$$

$$b = \widehat{A} \cdot B$$



## (4) Full subtector

1	A.	B	Ьì	l	D	bi+1
	0	0	0		0	0
	0	0	1		<i>1</i> <b>∅</b>	,
	0	i	1		0	i
	1	0	0		1	0
		1	0	ĺ	0	0
	1	1	1		1	1)

ex: Implement the following simultaneous exhautions having only half adoley

$$D = A\overline{B}C + \overline{A}BC$$

$$E = ABC$$

$$F = A\overline{F}B\overline{F}C$$

$$G = AB\overline{C} + (\overline{A} + \overline{B})C$$


Sol

$$D = (A \overline{B} + \overline{A} B) C = (A + \overline{B} B) \cdot C$$

$$E = A \cdot B \cdot C$$

$$F = (A + \overline{B} B) + C$$

$$G = A B \overline{C} + A \overline{B} \cdot C = A B + C$$



4- Bit porallel Binary Adder:

$$A = A_4 A_3 A_2 A_1$$
 $B = B_4 B_3 B_2 B_1$ 
 $C_4 C_3 C_2$ 
 $C_5 S_4 S_3 S_2 S_1$ 
 $A_1 B_1$ 
 $FA_4$ 
 $FA_3$ 
 $FA_2$ 
 $FA_3$ 
 $FA_2$ 
 $FA_4$ 
 $FA_3$ 
 $FA_2$ 
 $FA_3$ 
 $FA_2$ 
 $FA_3$ 
 $FA_4$ 
 $FA_5$ 
 $FA_5$ 

dist i , the speed of operation is less due to propagation delays adds.