# Lab 6

Adrian Torres and Angel Ordonez Retamar

#### Part 2

**Modified Output:** 

https://youtu.be/ ZCDB9b1rgM

**Explanation of Code Changes** 

## "Bat n ball.vhd":

In the port section, a *hit\_counter signal* was added to count the number of hits the ball makes with the bat, along with a *SW signal* for reading the positions of the switches. The architecture section was updated to include a wider bat by doubling its width. The fixed initial value for the *ball\_speed* vector was removed to allow dynamic adjustments later in the code. Additionally, a *S\_hit\_counter signal* was introduced to track the hit count. The *ball\_speed* was updated to change with the switches that are flipped up. When the player loses, the *ball\_hit signal* is reset to zero, and the *ball\_hit port* is synchronized with the *ball\_hit signal*. The code also ensures that the *ball\_hit signal* increments and the *bat\_w signal* decreases each time the ball hits the bat. Lastly, the colors for the bat and ball were changed to see them better.

# "Pong.vhd":

A *SW signal* was added to manage input from the switches. The architecture section includes the *S\_hit\_counter signal* for tracking hits. The bat and ball ports were updated with *hit\_count* and *SW* vectors. The *SW signal* was mapped to the *SW port* so that they have the same values. The hit\_count port was mapped to the display signal so the number of hits can be seen.

## "pong.xdc":

We defined the first five switches from the right in the constraints file to incorporate them into the project.

Below we have all the original and changed codes with the specific changes highlighted yellow

# Original code "bat\_n\_ball.vhd":

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY bat_n_ball IS

PORT (
    v_sync : IN STD_LOGIC;
    pixel_row : IN STD_LOGIC_VECTOR(10 DOWNTO 0);
    pixel_col : IN STD_LOGIC_VECTOR(10 DOWNTO 0);
    bat_x : IN STD_LOGIC_VECTOR (10 DOWNTO 0); -- current bat x position serve : IN STD_LOGIC; -- initiates serve red : OUT STD_LOGIC;
```

```
green: OUT STD LOGIC;
    blue: OUT STD LOGIC
END bat_n_ball;
ARCHITECTURE Behavioral OF bat n ball IS
  CONSTANT bsize: INTEGER := 8: -- ball size in pixels
  CONSTANT bat w: INTEGER := 20; -- bat width in pixels
  CONSTANT bat_h : INTEGER := 3; -- bat height in pixels
  -- distance ball moves each frame
  CONSTANT ball speed: STD LOGIC VECTOR (10 DOWNTO 0) :=
CONV_STD_LOGIC_VECTOR (6, 11);
  SIGNAL ball on : STD LOGIC; -- indicates whether ball is at current pixel position
  SIGNAL bat on: STD_LOGIC: -- indicates whether bat at over current pixel position
  SIGNAL game on: STD LOGIC:= '0'; -- indicates whether ball is in play
  -- current ball position - intitialized to center of screen
  SIGNAL ball x: STD LOGIC VECTOR(10 DOWNTO 0) :=
CONV STD LOGIC VECTOR(400, 11);
  SIGNAL ball_y: STD_LOGIC_VECTOR(10 DOWNTO 0) :=
CONV_STD_LOGIC_VECTOR(300, 11);
  -- bat vertical position
  CONSTANT bat y: STD LOGIC VECTOR(10 DOWNTO 0) :=
CONV STD LOGIC VECTOR(500, 11);
  -- current ball motion - initialized to (+ ball speed) pixels/frame in both X and Y directions
  SIGNAL ball x motion, ball y motion : STD LOGIC VECTOR(10 DOWNTO 0) :=
ball speed;
BEGIN
  red <= NOT bat on; -- color setup for red ball and cyan bat on white background
  green <= NOT ball on;
  blue <= NOT ball on;
  -- process to draw round ball
  -- set ball on if current pixel address is covered by ball position
  balldraw: PROCESS (ball x, ball y, pixel row, pixel col) IS
    VARIABLE vx, vy : STD LOGIC VECTOR (10 DOWNTO 0); -- 9 downto 0
  BEGIN
    IF pixel col <= ball x THEN -- vx = |ball_x - pixel_col|
       vx := ball \ x - pixel \ col;
    ELSE
       vx := pixel col - ball x;
    END IF:
    IF pixel_row <= ball_y THEN -- vy = |ball_y - pixel_row|
       vy := ball y - pixel row;
    ELSE
       vy := pixel row - ball y;
    END IF:
    IF ((vx * vx) + (vy * vy)) < (bsize * bsize) THEN -- test if radial distance < bsize
       ball on <= game on;
    ELSE
       ball on <= '0';
    END IF:
  END PROCESS;
  -- process to draw bat
  -- set bat on if current pixel address is covered by bat position
```

```
batdraw: PROCESS (bat x, pixel row, pixel col) IS
  VARIABLE vx, vy : STD_LOGIC_VECTOR (10 DOWNTO 0); -- 9 downto 0
BEGIN
  IF ((pixel col >= bat x - bat w) OR (bat x \le bat w)) AND
   pixel col <= bat x + bat w AND
     pixel row >= bat_y - bat_h AND
     pixel row <= bat y + bat h THEN
       bat on <= '1';
  ELSE
     bat on <= '0';
  END IF;
END PROCESS:
-- process to move ball once every frame (i.e., once every vsync pulse)
mball: PROCESS
  VARIABLE temp: STD LOGIC VECTOR (11 DOWNTO 0);
BEGIN
  WAIT UNTIL rising edge(v sync):
  IF serve = '1' AND game on = '0' THEN -- test for new serve
     game on <= '1';
     ball_y_motion <= (NOT ball_speed) + 1; -- set vspeed to (- ball_speed) pixels
  ELSIF ball y <= bsize THEN -- bounce off top wall
     ball y motion <= ball speed; -- set vspeed to (+ ball speed) pixels
  ELSIF ball y + bsize >= 600 THEN -- if ball meets bottom wall
     ball y motion <= (NOT ball speed) + 1; -- set vspeed to (- ball speed) pixels
     game on <= '0'; -- and make ball disappear
  END IF:
  -- allow for bounce off left or right of screen
  IF ball_x + bsize >= 800 THEN -- bounce off right wall
     ball x motion <= (NOT ball speed) + 1; -- set hspeed to (- ball speed) pixels
  ELSIF ball_x <= bsize THEN -- bounce off left wall
     ball_x_motion <= ball_speed; -- set hspeed to (+ ball_speed) pixels
  END IF:
  -- allow for bounce off bat
  IF (ball x + bsize/2) >= (bat x - bat w) AND
   (ball_x - bsize/2) <= (bat_x + bat_w) AND
     (ball y + bsize/2) >= (bat y - bat h) AND
     (ball y - bsize/2) <= (bat y + bat h) THEN
       ball y motion <= (NOT ball speed) + 1; -- set vspeed to (- ball speed) pixels
  END IF:
  -- compute next ball vertical position
  -- variable temp adds one more bit to calculation to fix unsigned underflow problems
  -- when ball y is close to zero and ball y motion is negative
  temp := ('0' \& ball_y) + (ball_y_motion(10) \& ball_y_motion);
  IF game on = '0' THEN
     ball y <= CONV STD LOGIC VECTOR(440, 11);
  ELSIF temp(11) = '1' THEN
     ball v <= (OTHERS => '0'):
  ELSE ball y <= temp(10 DOWNTO 0); -- 9 downto 0
  END IF:
  -- compute next ball horizontal position
  -- variable temp adds one more bit to calculation to fix unsigned underflow problems
  -- when ball x is close to zero and ball x motion is negative
  temp := ('0' \& ball x) + (ball x motion(10) \& ball x motion);
```

```
IF temp(11) = '1' THEN
             ball x \le (OTHERS => '0');
           ELSE ball x \le temp(10 DOWNTO 0):
           END IF:
         END PROCESS:
      END Behavioral:
Modified code "bat_n_ball.vhd":
      LIBRARY IEEE:
      USE IEEE.STD LOGIC 1164.ALL:
      USE IEEE.STD_LOGIC_ARITH.ALL;
      USE IEEE.STD LOGIC UNSIGNED.ALL;
      ENTITY bat n ball IS
        PORT (
           v svnc: IN STD LOGIC:
           pixel row: IN STD LOGIC VECTOR(10 DOWNTO 0);
           pixel_col: IN STD_LOGIC_VECTOR(10 DOWNTO 0);
           bat x: IN STD LOGIC VECTOR (10 DOWNTO 0); -- current bat x position
           serve: IN STD LOGIC; -- initiates serve
           red: OUT STD LOGIC:
           green: OUT STD LOGIC;
           blue: OUT STD LOGIC:
           hit count: OUT STD LOGIC VECTOR(15 DOWNTO 0);
           SW: IN STD LOGIC VECTOR(4 DOWNTO 0)
      END bat_n_ball;
      ARCHITECTURE Behavioral OF bat_n_ball IS
         CONSTANT bsize: INTEGER: = 8: -- ball size in pixels
         SIGNAL bat w: INTEGER := 40; -- bat width in pixels (adjustable)
         CONSTANT bat w start: INTEGER := 40; -- starting bat width
         CONSTANT bat_h : INTEGER := 4; -- bat height in pixels
         -- distance ball moves each frame
         SIGNAL ball speed: STD LOGIC VECTOR (10 DOWNTO 0);
         SIGNAL ball_on : STD_LOGIC; -- indicates whether ball is at current pixel position
         SIGNAL bat on: STD_LOGIC: -- indicates whether bat at over current pixel position
         SIGNAL game_on : STD_LOGIC := '0'; -- indicates whether ball is in play
         SIGNAL ball_x : STD_LOGIC_VECTOR(10 DOWNTO 0) :=
      CONV STD LOGIC VECTOR(400, 11);
         SIGNAL ball y: STD LOGIC VECTOR(10 DOWNTO 0) :=
      CONV STD LOGIC VECTOR(300, 11);
         CONSTANT bat_y : STD_LOGIC_VECTOR(10 DOWNTO 0) :=
      CONV STD LOGIC VECTOR(500, 11);
         SIGNAL ball_x_motion, ball_y_motion : STD_LOGIC_VECTOR(10 DOWNTO 0) :=
      ball speed;
         SIGNAL S hit counter: STD LOGIC VECTOR (15 DOWNTO 0);
      BEGIN
         -- Color setup for red ball and cyan bat on white background
        red <= NOT bat on;
        green <= NOT ball on:
        blue <= NOT bat on;
```

```
-- Process to draw the ball
  balldraw: PROCESS (ball_x, ball_y, pixel_row, pixel_col) IS
    VARIABLE vx, vy : STD_LOGIC_VECTOR (10 DOWNTO 0);
  BEGIN
    IF pixel col <= ball x THEN vx := ball x - pixel col; ELSE vx := pixel col - ball x; END
IF:
    IF pixel row <= ball y THEN vy := ball y - pixel row; ELSE vy := pixel row - ball y;
END IF;
    IF((vx * vx) + (vy * vy)) < (bsize * bsize) THEN ball_on <= game_on;
    ELSE ball on <= '0';
    END IF:
  END PROCESS:
  -- Process to draw the bat
  batdraw: PROCESS (bat x, pixel row, pixel col) IS
  BEGIN
    IF ((pixel col \geq bat x - bat w) AND pixel col \leq bat x + bat w) AND
      pixel_row >= bat_y - bat_h AND pixel_row <= bat_y + bat_h THEN
      bat_on <= '1';
    ELSE
       bat on <= '0';
    END IF:
  END PROCESS:
  -- Process to move the ball and manage hit/miss detection
  mball: PROCESS
    VARIABLE temp: STD_LOGIC_VECTOR (11 DOWNTO 0);
  BEGIN
    ball_speed <= (10 DOWNTO SW'length => '0') & SW;
    WAIT UNTIL rising_edge(v_sync);
    IF serve = '1' AND game on = '0' THEN
       game on <= '1';
       ball y motion <= (NOT ball speed) + 2;
    ELSIF ball y <= bsize THEN
       ball y motion <= ball speed;
    ELSIF ball y + bsize >= 600 THEN
       ball_y_motion <= (NOT ball_speed) + 2;
      game_on <= '0';
       bat_w <= bat_w_start; -- Reset bat width after miss
       S hit counter <= (others => '0');
       hit count <= S hit counter:
-- Reset hit counter
    END IF:
    IF ball x + bsize >= 800 THEN
       ball x motion <= (NOT ball speed) + 1;
    ELSIF ball_x <= bsize THEN
       ball_x_motion <= ball_speed;
    END IF;
    IF (ball x + bsize/2) >= (bat x - bat w) AND
```

```
(ball x - bsize/2) <= (bat x + bat w) AND
             (ball_y + bsize/2) >= (bat_y - bat_h) AND
             (ball y - bsize/2) <= (bat y + bat h) THEN
             ball y motion <= (NOT ball speed) + 1;
            IF bat w > 1 THEN bat w <= bat w - 1; S hit counter <= S hit counter + 1:
       hit count <= S hit counter; END IF;
           END IF:
           temp := ('0' \& ball_y) + (ball_y_motion(10) \& ball_y_motion);
           IF game on = '0' THEN
             ball y <= CONV STD LOGIC VECTOR(440, 11);
           ELSIF temp(11) = '1' THEN
             ball y <= (OTHERS => '0');
           ELSE
             ball v \le temp(10 DOWNTO 0):
           END IF:
           temp := ('0' \& ball_x) + (ball_x_motion(10) \& ball_x_motion);
           IF temp(11) = '1' THEN
             ball x \le (OTHERS => '0');
           ELSE
             ball x \le temp(10 DOWNTO 0);
           END IF:
         END PROCESS:
       END Behavioral:
Original code "pong.vhd":
      LIBRARY IEEE;
       USE IEEE.STD_LOGIC_1164.ALL;
       USE IEEE.STD LOGIC ARITH.ALL;
       USE IEEE.STD LOGIC UNSIGNED.ALL;
       ENTITY pong IS
         PORT (
           clk in: IN STD LOGIC; -- system clock
           VGA_red: OUT STD_LOGIC_VECTOR (3 DOWNTO 0); -- VGA outputs
           VGA green: OUT STD LOGIC VECTOR (3 DOWNTO 0):
           VGA blue: OUT STD LOGIC VECTOR (3 DOWNTO 0);
           VGA_hsync: OUT STD_LOGIC;
           VGA_vsync: OUT STD_LOGIC;
           btnl: IN STD LOGIC;
           btnr: IN STD LOGIC;
           btn0: IN STD LOGIC:
           SEG7 anode: OUT STD LOGIC VECTOR (7 DOWNTO 0); -- anodes of four 7-seg
       displays
           SEG7 seg: OUT STD LOGIC VECTOR (6 DOWNTO 0)
       END pong;
      ARCHITECTURE Behavioral OF pong IS
         SIGNAL pxl_clk: STD_LOGIC := '0'; -- 25 MHz clock to VGA sync module
```

```
-- internal signals to connect modules
  SIGNAL S_red, S_green, S_blue: STD_LOGIC; --_VECTOR (3 DOWNTO 0);
  SIGNAL S vsvnc : STD LOGIC:
  SIGNAL S pixel row, S pixel col: STD LOGIC VECTOR (10 DOWNTO 0);
  SIGNAL batpos: STD_LOGIC_VECTOR (10 DOWNTO 0); -- 9 downto 0
  SIGNAL count: STD LOGIC VECTOR (20 DOWNTO 0);
  SIGNAL display : std logic vector (15 DOWNTO 0); -- value to be displayed
  SIGNAL led mpx: STD LOGIC VECTOR (2 DOWNTO 0); -- 7-seg multiplexing clock
  COMPONENT bat n ball IS
    PORT (
      v sync: IN STD LOGIC;
      pixel_row: IN STD_LOGIC_VECTOR(10 DOWNTO 0);
      pixel col: IN STD LOGIC VECTOR(10 DOWNTO 0);
      bat x: IN STD LOGIC VECTOR (10 DOWNTO 0);
      serve: IN STD LOGIC;
      red: OUT STD LOGIC;
      green: OUT STD LOGIC;
      blue: OUT STD LOGIC
 END COMPONENT;
  COMPONENT vga_sync IS
    PORT (
      pixel clk: IN STD LOGIC;
      red in : IN STD LOGIC VECTOR (3 DOWNTO 0);
      green_in : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      blue in : IN STD LOGIC VECTOR (3 DOWNTO 0);
      red out : OUT STD LOGIC VECTOR (3 DOWNTO 0);
      green out: OUT STD LOGIC VECTOR (3 DOWNTO 0);
      blue out: OUT STD LOGIC VECTOR (3 DOWNTO 0);
      hsync: OUT STD_LOGIC;
      vsync: OUT STD LOGIC;
      pixel row: OUT STD LOGIC VECTOR (10 DOWNTO 0);
      pixel col: OUT STD LOGIC VECTOR (10 DOWNTO 0)
  END COMPONENT;
  COMPONENT clk_wiz_0 is
    PORT (
      clk in1 : in std logic;
      clk_out1 : out std_logic
 END COMPONENT;
  COMPONENT leddec16 IS
    PORT (
      dig: IN STD LOGIC VECTOR (2 DOWNTO 0);
      data: IN STD LOGIC VECTOR (15 DOWNTO 0):
      anode: OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      seg: OUT STD LOGIC VECTOR (6 DOWNTO 0)
 END COMPONENT;
BEGIN
 pos: PROCESS (clk in) is
  BEGIN
```

```
if rising edge(clk in) then
       count <= count + 1;
       IF (btnl = '1' and count = 0 and batpos > 0) THEN
         batpos <= batpos - 10;
       ELSIF (btnr = '1' and count = 0 and batpos < 800) THEN
         batpos <= batpos + 10:
       END IF:
    end if:
  END PROCESS;
  led_mpx <= count(19 DOWNTO 17); -- 7-seg multiplexing clock</pre>
  add bb:bat n ball
  PORT MAP(--instantiate bat and ball component
    v sync => S vsync,
    pixel_row => S_pixel_row,
    pixel col => S pixel col,
    bat x => batpos,
    serve => btn0.
    red => S red,
    green => S_green,
    blue => S_blue
  );
  vga driver: vga sync
  PORT MAP(--instantiate vga sync component
    pixel clk => pxl clk,
    red_in => S_red & "000",
    green in => S green & "000",
    blue in => S blue & "000",
    red out => VGA red,
    green_out => VGA_green,
    blue out => VGA blue,
    pixel_row => S_pixel_row,
    pixel_col => S_pixel_col,
    hsync => VGA hsync,
    vsync => S_vsync
  VGA vsync <= S vsync; --connect output vsync
  clk_wiz_0_inst : clk_wiz_0
  port map (
   clk_in1 => clk_in,
   clk out1 => pxl clk
  led1: leddec16
  PORT MAP(
   dig => led_mpx, data => display,
   anode => SEG7 anode, seg => SEG7 seg
END Behavioral;
```

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL:
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY pong IS
  PORT (
    clk in: IN STD LOGIC; -- system clock
    VGA_red: OUT STD_LOGIC_VECTOR (3 DOWNTO 0); -- VGA outputs
    VGA green: OUT STD LOGIC VECTOR (3 DOWNTO 0);
    VGA blue: OUT STD LOGIC VECTOR (3 DOWNTO 0);
    VGA_hsync: OUT STD_LOGIC;
    VGA vsvnc: OUT STD LOGIC:
    btnl: IN STD LOGIC:
    btnr: IN STD LOGIC;
    btn0: IN STD LOGIC;
    SEG7 anode: OUT STD LOGIC VECTOR (7 DOWNTO 0); -- anodes of four 7-seg
displays
    SEG7_seg: OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
    SW: IN STD_LOGIC_VECTOR (4 DOWNTO 0)
END pong;
ARCHITECTURE Behavioral OF pong IS
  SIGNAL pxl clk: STD LOGIC := '0'; -- 25 MHz clock to VGA sync module
  -- internal signals to connect modules
  SIGNAL S_red, S_green, S_blue: STD_LOGIC; --_VECTOR (3 DOWNTO 0);
  SIGNAL S vsync: STD LOGIC;
  SIGNAL S pixel row, S pixel col: STD LOGIC VECTOR (10 DOWNTO 0);
  SIGNAL batpos: STD_LOGIC_VECTOR (10 DOWNTO 0); -- 9 downto 0
  SIGNAL count: STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL display: std logic vector (15 DOWNTO 0); -- value to be displayed
  SIGNAL led mpx: STD LOGIC VECTOR (2 DOWNTO 0); -- 7-seg multiplexing clock
  SIGNAL S hit counter: STD LOGIC VECTOR (15 DOWNTO 0);
  COMPONENT bat n ball IS
    PORT (
      v sync: IN STD LOGIC;
      pixel row: IN STD LOGIC VECTOR(10 DOWNTO 0);
      pixel col: IN STD LOGIC VECTOR(10 DOWNTO 0);
      bat_x: IN STD_LOGIC_VECTOR (10 DOWNTO 0);
      serve: IN STD LOGIC;
      red: OUT STD LOGIC;
      green: OUT STD LOGIC;
      blue: OUT STD LOGIC;
      hit count: OUT STD LOGIC VECTOR (15 DOWNTO 0):
      SW: IN STD LOGIC VECTOR (4 DOWNTO 0)
    );
  END COMPONENT:
  COMPONENT vga_sync IS
    PORT (
      pixel_clk: IN STD LOGIC:
      red in : IN STD LOGIC VECTOR (3 DOWNTO 0);
      green in : IN STD LOGIC VECTOR (3 DOWNTO 0);
```

```
blue in : IN STD LOGIC VECTOR (3 DOWNTO 0);
      red_out : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
      green out: OUT STD LOGIC VECTOR (3 DOWNTO 0);
      blue_out : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
      hsync: OUT STD_LOGIC;
      vsvnc: OUT STD LOGIC:
      pixel row: OUT STD LOGIC VECTOR (10 DOWNTO 0);
      pixel_col: OUT STD_LOGIC_VECTOR (10 DOWNTO 0)
 END COMPONENT;
  COMPONENT clk wiz 0 is
    PORT (
      clk in1 : in std logic;
      clk_out1 : out std_logic
 END COMPONENT:
  COMPONENT leddec16 IS
    PORT (
      dig: IN STD_LOGIC_VECTOR (2 DOWNTO 0);
      data: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
      anode: OUT STD LOGIC VECTOR (7 DOWNTO 0);
      seg: OUT STD LOGIC VECTOR (6 DOWNTO 0)
 END COMPONENT;
BEGIN
 pos: PROCESS (clk in) is
 BEGIN
    if rising edge(clk in) then
      count <= count + 1;
      IF (btnl = '1' and count = 0 and batpos > 0) THEN
        batpos <= batpos - 10;
      ELSIF (btnr = '1' and count = 0 and batpos < 800) THEN
        batpos <= batpos + 10;
      END IF;
    end if:
 END PROCESS:
 led mpx <= count(19 DOWNTO 17); -- 7-seg multiplexing clock
 add bb:bat n ball
 PORT MAP(--instantiate bat and ball component
    v_sync => S_vsync,
    pixel_row => S_pixel_row,
    pixel col => S pixel col.
    bat x => batpos,
    serve => btn0.
    red => S_red,
    green => S green,
    blue => S blue,
    hit count => display,
    SW => SW
 );
  vga driver: vga sync
```

```
pixel clk => pxl \ clk,
           red in => S red & "000".
           green in => S green & "000",
           blue in => S blue & "000",
           red out => VGA red.
           green out => VGA green.
           blue out => VGA blue,
           pixel row => S_pixel_row,
           pixel col => S pixel col,
           hsync => VGA hsync,
           vsync => S vsync
         VGA vsync <= S vsync; --connect output vsync
         clk wiz 0 inst:clk wiz 0
         port map (
          clk in1 => clk in,
          clk out1 => pxl clk
         led1: leddec16
         PORT MAP(
          dig => led mpx, data => display,
          anode => SEG7 anode, seg => SEG7 seg
       END Behavioral:
Original code "pong.xdc":
set property -dict { PACKAGE PIN E3 IOSTANDARD LVCMOS33 } [get ports {clk in}];
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk_in}];
set property -dict { PACKAGE PIN B11 IOSTANDARD LVCMOS33 } [get ports { VGA hsync }];
#IO L4P TO 15 Sch=vga hs
set property -dict { PACKAGE PIN B12 IOSTANDARD LVCMOS33 } [get ports { VGA vsync }];
#IO L3N TO DQS AD1N 15 Sch=vga vs
set property -dict { PACKAGE PIN B7 IOSTANDARD LVCMOS33 } [get ports { VGA blue[0] }];
#IO L2P T0 AD12P 35 Sch=vga b[0]
set property -dict { PACKAGE PIN C7 IOSTANDARD LVCMOS33 } [get ports { VGA blue[1] }];
#IO L4N T0 35 Sch=vga b[1]
set_property -dict { PACKAGE_PIN D7 IOSTANDARD LVCMOS33 } [get_ports { VGA_blue[2] }];
set_property -dict { PACKAGE_PIN D8 IOSTANDARD LVCMOS33 } [get_ports { VGA_blue[3] }];
set property -dict { PACKAGE PIN A3 IOSTANDARD LVCMOS33 } [get ports { VGA red[0] }];
#IO L8N T1 AD14N 35 Sch=vga r[0]
set_property -dict { PACKAGE PIN B4 IOSTANDARD LVCMOS33 } [get_ports { VGA red[1] }];
#IO L7N T1 AD6N 35 Sch=vga r[1]
set property -dict { PACKAGE PIN C5 IOSTANDARD LVCMOS33 } [get ports { VGA red[2] }];
#IO L1N TO AD4N 35 Sch=vga r[2]
set_property -dict { PACKAGE_PIN A4 IOSTANDARD LVCMOS33 } [get_ports { VGA_red[3] }];
set property -dict { PACKAGE PIN C6 IOSTANDARD LVCMOS33 } [get ports { VGA green[0] }];
#IO_L1P_T0_AD4P_35 Sch=vga_g[0]
```

PORT MAP(--instantiate vga sync component

```
set property -dict { PACKAGE PIN A5 IOSTANDARD LVCMOS33 } [get ports { VGA green[1] }];
#IO_L3N_T0_DQS_AD5N_35 Sch=vga_g[1]
set property -dict { PACKAGE PIN B6 IOSTANDARD LVCMOS33 } [get ports { VGA green[2] }];
#IO_L2N_T0_AD12N_35 Sch=vga_g[2]
set property -dict { PACKAGE PIN A6 IOSTANDARD LVCMOS33 } [get ports { VGA green[3] }];
set property -dict { PACKAGE PIN N17 IOSTANDARD LVCMOS33 } [get ports { btn0 }];
#IO L9P T1 DQS 14 Sch=btnc
set_property -dict { PACKAGE_PIN P17 IOSTANDARD LVCMOS33 } [get_ports { btnl }];
#IO L12P T1 MRCC 14 Sch=btnl
set property -dict { PACKAGE PIN M17 IOSTANDARD LVCMOS33 } [get ports { btnr }];
#IO_L10N_T1_D15_14 Sch=btnr
set property -dict {PACKAGE PIN L18 IOSTANDARD LVCMOS33} [get ports {SEG7 seg[0]}]
set property -dict {PACKAGE PIN T11 IOSTANDARD LVCMOS33} [get_ports {SEG7_seg[1]}]
set property -dict {PACKAGE PIN P15 IOSTANDARD LVCMOS33} [get ports {SEG7 seg[2]}]
set property -dict {PACKAGE PIN K13 IOSTANDARD LVCMOS33} [get_ports {SEG7_seg[3]}]
set property -dict {PACKAGE PIN K16 IOSTANDARD LVCMOS33} [get ports {SEG7 seg[4]}]
set_property -dict {PACKAGE_PIN R10 IOSTANDARD LVCMOS33} [get_ports {SEG7_seg[5]}]
set_property -dict {PACKAGE_PIN T10 IOSTANDARD LVCMOS33} [get_ports {SEG7_seg[6]}]
set property -dict {PACKAGE PIN U13 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[7]}]
set property -dict {PACKAGE PIN K2 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[6]}]
set property -dict {PACKAGE PIN T14 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[5]}]
set property -dict {PACKAGE PIN P14 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[4]}]
set property -dict {PACKAGE PIN J14 IOSTANDARD LVCMOS33} [get_ports {SEG7_anode[3]}]
set property -dict {PACKAGE PIN T9 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[2]}]
set property -dict {PACKAGE PIN J18 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[1]}]
set property -dict {PACKAGE PIN J17 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[0]}]
Modified code "pong.xdc":
set property -dict { PACKAGE PIN E3 IOSTANDARD LVCMOS33 } [get ports {clk in}];
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk_in}];
set property -dict { PACKAGE PIN B11 IOSTANDARD LVCMOS33 } [get ports { VGA hsync }];
#IO L4P TO 15 Sch=vga hs
set property -dict { PACKAGE PIN B12 IOSTANDARD LVCMOS33 } [get ports { VGA vsync }];
#IO L3N TO DQS AD1N 15 Sch=vga vs
set property -dict { PACKAGE PIN B7 IOSTANDARD LVCMOS33 } [get ports { VGA blue[0] }];
#IO_L2P_T0_AD12P_35 Sch=vga_b[0]
set_property -dict { PACKAGE_PIN C7 IOSTANDARD LVCMOS33 } [get_ports { VGA_blue[1] }];
#IO_L4N_T0_35 Sch=vga_b[1]
set property -dict { PACKAGE PIN D7 IOSTANDARD LVCMOS33 } [get ports { VGA blue[2] }];
set property -dict { PACKAGE PIN D8 IOSTANDARD LVCMOS33 } [get ports { VGA blue[3] }];
set_property -dict { PACKAGE_PIN A3 IOSTANDARD LVCMOS33 } [get_ports { VGA_red[0] }];
#IO L8N T1 AD14N 35 Sch=vga r[0]
set property -dict { PACKAGE PIN B4 IOSTANDARD LVCMOS33 } [get ports { VGA red[1] }];
#IO L7N T1 AD6N_35 Sch=vga_r[1]
set_property -dict { PACKAGE_PIN C5 IOSTANDARD LVCMOS33 } [get_ports { VGA_red[2] }];
#IO L1N TO AD4N 35 Sch=vga r[2]
set_property -dict { PACKAGE_PIN A4 IOSTANDARD LVCMOS33 } [get_ports { VGA_red[3] }];
```

```
set property -dict { PACKAGE_PIN C6 IOSTANDARD LVCMOS33 } [get_ports { VGA_green[0] }];
#IO_L1P_T0_AD4P_35 Sch=vga_g[0]
set property -dict { PACKAGE PIN A5 IOSTANDARD LVCMOS33 } [get ports { VGA green[1] }];
#IO L3N TO DQS AD5N 35 Sch=vga g[1]
set property -dict { PACKAGE PIN B6 IOSTANDARD LVCMOS33 } [get ports { VGA green[2] }];
#IO L2N T0 AD12N 35 Sch=vga g[2]
set property -dict { PACKAGE PIN A6 IOSTANDARD LVCMOS33 } [get ports { VGA green[3] }];
set property -dict { PACKAGE_PIN N17 IOSTANDARD LVCMOS33 } [get_ports { btn0 }];
#IO L9P T1 DQS 14 Sch=btnc
set property -dict { PACKAGE PIN P17 IOSTANDARD LVCMOS33 } [get ports { btnl }];
#IO_L12P_T1_MRCC_14 Sch=btnl
set property -dict { PACKAGE PIN M17 IOSTANDARD LVCMOS33 } [get ports { btnr }];
#IO L10N T1 D15 14 Sch=btnr
set_property -dict { PACKAGE_PIN_J15 | IOSTANDARD_LVCMOS33 } [get_ports { SW[0] }];
#IO L24N T3 RS0 15 Sch=sw[0]
set property -dict { PACKAGE PIN L16 | IOSTANDARD LVCMOS33 } [get_ports { SW[1] }];
#IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
set property -dict { PACKAGE PIN M13 | IOSTANDARD LVCMOS33 } [get ports { SW[2] }];
#IO L6N T0 D08 VREF 14 Sch=sw[2]
set_property -dict { PACKAGE_PIN_R15_IOSTANDARD_LVCMOS33 } [get_ports { SW[3] }];
#IO L13N T2 MRCC 14 Sch=sw[3]
set_property -dict { PACKAGE_PIN_R17_IOSTANDARD_LVCMOS33 } [get_ports { SW[4] }]:
#IO L12N T1 MRCC 14 Sch=sw[4]
set property -dict {PACKAGE PIN L18 IOSTANDARD LVCMOS33} [get_ports {SEG7_seg[0]}]
set property -dict {PACKAGE PIN T11 IOSTANDARD LVCMOS33} [get ports {SEG7 seg[1]}]
set property -dict {PACKAGE PIN P15 IOSTANDARD LVCMOS33} [get ports {SEG7 seg[2]}]
set_property -dict {PACKAGE_PIN K13 IOSTANDARD LVCMOS33} [get_ports {SEG7_seg[3]}]
set_property -dict {PACKAGE_PIN K16 IOSTANDARD LVCMOS33} [get_ports {SEG7_seg[4]}]
set property -dict {PACKAGE PIN R10 IOSTANDARD LVCMOS33} [get ports {SEG7 seg[5]}]
set property -dict {PACKAGE PIN T10 IOSTANDARD LVCMOS33} [get_ports {SEG7_seg[6]}]
set property -dict {PACKAGE PIN U13 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[7]}]
set property -dict {PACKAGE PIN K2 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[6]}]
set property -dict {PACKAGE PIN T14 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[5]}]
set property -dict {PACKAGE PIN P14 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[4]}]
set_property -dict {PACKAGE_PIN J14 IOSTANDARD LVCMOS33} [get_ports {SEG7_anode[3]}]
set_property -dict {PACKAGE_PIN T9 IOSTANDARD LVCMOS33} [get_ports {SEG7_anode[2]}]
set_property -dict {PACKAGE_PIN J18 IOSTANDARD LVCMOS33} [get_ports {SEG7_anode[1]}]
set property -dict {PACKAGE PIN J17 IOSTANDARD LVCMOS33} [get ports {SEG7 anode[0]}]
```