
# Lab 2

Adrian Torres and Angel Ordonez Retamar

## Part 1

#### initial boot

## Booting from configuration memory device



video of the program running from memory when the project is closed on vivado the board is turned on and after 10 seconds begins to count as expected <a href="https://youtu.be/05EXtZHwp\_8">https://youtu.be/05EXtZHwp\_8</a>

#### Part 2

## https://youtube.com/shorts/I1vs7eMLQdE?feature=share

the board turns on and counts up to 3 F before flipping and counting down to 2 0 and then continues counting up and down, back and forth between those values

short answer: We initially tried to get the code working with 2 flips from 0 to 1 and found that the counter would constantly count up and never flip. We think that by making it only flip from 1 to 0 once it will make the sequence much more likely to come up from the counter bit and therefore make the flip actually happen.

```
Original counter.vhd:
-- counter.vhd --
LIBRARY IEEE:
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY counter IS
       PORT (
              clk: IN STD LOGIC;
              count: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
              mpx: OUT STD_LOGIC_VECTOR (2 DOWNTO 0));
END counter:
ARCHITECTURE Behavioral OF counter IS
       SIGNAL cnt: STD_LOGIC_VECTOR (38 DOWNTO 0); -- 39-bit counter
BEGIN
       PROCESS (clk)
       BEGIN
             IF clk'EVENT AND clk = '1' THEN -- on rising edge of clock
                     cnt <= cnt + 1; -- increment counter
              END IF:
       END PROCESS;
       count <= cnt (38 DOWNTO 23); -- 16 bits
       mpx <= cnt (19 DOWNTO 17); -- 3 bits
END Behavioral:
Changed counter.vhd:
-- counter.vhd --
LIBRARY IEEE:
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY counter IS
  PORT (
    clk, x: IN STD_LOGIC;
    count: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
    mpx: OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
    Y: OUT STD_LOGIC_VECTOR (2 DOWNTO 0);
    Z: OUT STD LOGIC);
END counter:
ARCHITECTURE Behavioral OF counter IS
  SIGNAL cnt: STD_LOGIC_VECTOR (38 DOWNTO 0); -- 39-bit counter
  SIGNAL direction : STD LOGIC := '1';
  SIGNAL z_int : STD_LOGIC := '0';
  TYPE state_type IS (A, B, C, D, E);
  SIGNAL PS, NS: state_type;
```

-- Clock process: handles counter and state updating

**BEGIN** 

```
PROCESS (clk)
BEGIN
  IF clk'EVENT AND clk = '1' THEN
     IF direction = '1' THEN
       cnt \le cnt + 1;
     ELSE
       cnt <= cnt - 1;
     END IF:
     PS <= NS;
  END IF;
END PROCESS;
count <= cnt(38 DOWNTO 23); -- 16-bit output
mpx <= cnt(19 DOWNTO 17); -- 3-bit output
-- FSM logic process
stateAndOutputLogic: PROCESS(PS, cnt(28))
BEGIN
  CASE PS IS
     WHEN A =>
       IF (cnt(28) = '1') THEN
          z int <= '0';
          \overline{NS} \leq B;
       ELSE
          z_int <= '0';
          \overline{NS} \leq A;
       END IF:
     WHEN B =>
       IF (cnt(28) = '1') THEN
          z_int <= '0';
          NS <= C;
       ELSE
          z int <= '0';
          \overline{NS} \leq A;
       END IF:
     WHEN C =>
       IF (cnt(28) = '1') THEN
          z int \leq '0';
          NS \leq D;
       ELSE
          z_int <= '0';
          \overline{NS} \leq A;
       END IF;
     WHEN D =>
       IF (cnt(28) = '1') THEN
          z int <= '0':
          NS \leq D;
       ELSE
          z int \leq '0';
          NS \leq E;
       END IF;
     WHEN E =>
       IF (cnt(28) = '1') THEN
          z int <= '0';
          NS <= B;
```

```
ELSE
           z_int <= '1':
           \overline{NS} \leq A:
         END IF;
    END CASE:
  END PROCESS stateAndOutputLogic;
  -- Output Y based on the state
  WITH PS SELECT
    Y <= "000" WHEN A,
       "001" WHEN B,
       "010" WHEN C,
       "011" WHEN D,
       "100" WHEN E.
       "000" WHEN OTHERS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF z_int = '1' THEN
         direction <= NOT direction;
      END IF;
    END IF;
  END PROCESS:
  Z \leq z int;
END Behavioral;
```

I made three key modifications to the original code. First, I integrated the FSM logic from Simulation Activity 3, adjusting it to utilize the *cnt(28)* input signal. The second modification involved adding a direction signal that toggles whenever the *z* signal changes to 1. Finally, I implemented a direction counter that increments or decrements based on the value of the *direction* bit.