
```
use IEÉE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using -- arithmetic functions with Signed or Unsigned values --use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating -- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Decodificador7SegHex is
                                                                                                                                                                  --x alojara los valores de 4 bits a ser convertidos
--despliegue se encargara de desplegar los digitos a utilizar en el Display
                                   port(ABCD: in STD_LOGIC_VECTOR(3 downto 0);
despliegue: out STD_LOGIC_VECTOR(6 downto 0));
end Decodificador7SegHex;
architecture Behavioral of {\tt Decodificador7SegHex} is
begin
--inicio de la sentencia concurrente(no conlleva proceso)
                                   with ABCD select despliegue <=
                                                                                                                  "1001111"
"0010010"
"0000110"
"1001100"
"0100100"
                                                                                                                                                        "0001",
"0010",
"0011",
"0100",
"0101",
                                                                                                                                                                              --Digito decimal 1
--Digito decimal 2
--Digito decimal 3
--Digito decimal 3
--Digito decimal 4
--Digito decimal 5
--Digito decimal 6
--Digito decimal 7
--Digito decimal 8
--Digito decimal 8
--Digito decimal 9
--Digito Hexadecimal A
--Digito Hexadecimal C
--Digito Hexadecimal C
--Digito Hexadecimal d
--Digito Hexadecimal d
--Digito Hexadecimal E
--Digito Hexadecimal E
--Digito Hexadecimal E
--Digito Hexadecimal E
--Digito Hexadecimal F
--Cuando ABCD no sea ninguna de las anteriores,
                                                                                                                                          when
when
when
                                                                                                                                           when
                                                                                                                                                       "0101",
"0110",
"0111",
"1000",
"1011",
"1011",
"1110",
"1111",
"1111",
"0thers
                                                                                                                  "0100100"
"0100000"
"0001111"
"0000000"
"00001000"
"1100000"
"1100001"
"0110001"
"01110000"
"01110000"
                                                                                                                                           when
                                                                                                                                           when
when
                                                                                                                                          when
when
when
when
                                                                                                                                           when
                                                                                                                                           when
                                                                                                                                           when others;
end Behavioral;
```

Display 7 segmentos de ánodo común



library IEEE;

Simulación en ISim



Buffer Octal

OPERATION	INPUTS	
	DIR	OE
B data to A bus	L	L
A data to B bus	Н	L
Isolation	X	Н

Simulación en ISim

end Behavioral;

