

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity Decodificador7SegHex is
    port(ABCD: in STD_LOGIC_VECTOR(3 downto 0); --x alojara los valores de 4 bits a ser convertidos
         despliegue: out STD_LOGIC_VECTOR(6 downto 0)); --despliegue se encargara de desplegar los digitos a utilizar en el Display
end Decodificador7SegHex;

architecture Behavioral of Decodificador7SegHex is
begin
    --inicio de la sentencia concurrente(no conlleva proceso)
    with ABCD select
        despliegue <=
            "1001111" when "0001", --Digito decimal 1
            "0010010" when "0010", --Digito decimal 2
            "0000110" when "0011", --Digito decimal 3
            "1001100" when "0100", --Digito decimal 4
            "0100100" when "0101", --Digito decimal 5
            "0100000" when "0110", --Digito decimal 6
            "0001111" when "0111", --Digito decimal 7
            "0000000" when "1000", --Digito decimal 8
            "0000100" when "1001", --Digito decimal 9
            "0001000" when "1010", --Digito Hexadecimal A
            "1100000" when "1011", --Digito Hexadecimal b
            "0110001" when "1100", --Digito Hexadecimal C
            "1000010" when "1101", --Digito Hexadecimal d
            "0110000" when "1110", --Digito Hexadecimal E
            "0110000" when "1111", --Digito Hexadecimal F
            "0000001" when others; --Cuando ABCD no sea ninguna de las anteriores,
                                   --El display deberá mostrar un Cero


end Behavioral;
```

Display 7 segmentos de ánodo común

x	a	b	c	d	e	f	g
0	0	0	0	0	0	0	1
1	1	0	0	1	1	1	1
2	0	0	1	0	0	1	0
3	0	0	0	0	1	1	0
4	1	0	0	1	1	0	0
5	0	1	0	0	1	0	0
6	0	1	0	0	0	0	0
7	0	0	0	1	1	1	1
8	0	0	0	0	0	0	0
9	0	0	0	0	1	0	0
A	0	0	0	1	0	0	0
b	1	1	0	0	0	0	0
C	0	1	1	0	0	0	1
d	1	0	0	0	0	1	0
E	0	1	1	0	0	0	0
F	0	1	1	1	0	0	0

1 = off
0 = on

Simulación en ISim



Buffer Octal

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity OctalBus is
port(
    CS : in STD_LOGIC;
    DIR : in STD_LOGIC;

    datos_a : inout STD_LOGIC_VECTOR(7 downto 0);
    datos_b : inout STD_LOGIC_VECTOR(7 downto 0));
end OctalBus;

architecture Behavioral of OctalBus is

    --COMPORTAMIENTO DEL BUS OCTAL
    begin

        -- AtoB(0) <= (not CS(0)) and DIR(0);
        -- BtoA(0) <= (not DIR(0)) and (not CS(0));

        datos_a <= datos_b WHEN (DIR = '0' and CS = '0') ELSE
            "ZZZZZZZZ";

        datos_b <= datos_a WHEN (DIR = '1' and CS = '0') ELSE
            "ZZZZZZZZ";

    end Behavioral;
```

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

simulación en ISim

