## VERSATILE INTERFACE ADAPTER(VIA)

SY6522 SY6522A


# Programming Reference

Leland Goertz

Synertek, Inc. P.O. Box 552 Santa Clara, CA 95052 Tel: (408) 988-5600 TWX: 910-338-0135



W-5K-9/80




### INTERNAL REGISTER SUMMARY

Register	RS Coding				Register	Description			
Number	RS3	RS2	RS1	RS0	Desig.	Write	Read		
0	0	0	0	.0	ORB/IRB	Output Register "B" Input Register "B"			
1	0	0	0	1	ORA/IRA	Output Register "A" Input Register "A"			
2	0	0	1	0	DDRB	Data Direction Register "B"			
3	0	0	1	1	DDRA	Data Direction Register "A"			
4	0	1	0	0	T1C-L	T1 Low-Order Latches	T1 Low-Order Counter		
5	0	1	0	1	T1C-H	T1 High-Order Counter			
6	0	1	1	0	T1L-L	T1 Low-Order Latches			
7	0	1	1	1	T1L-H	T1 High-Order Latches			
8	1	0	0	0	T2C-L	T2 Low-Order Latches	T2 Low-Order Counter		
9	1	0	0	1	T2C-H	T2 High-Order Counter			
10	1	0	1	0	SR	Shift Register			
11	1	0	1	1	ACR	Auxiliary Control Register			
12	1	1	0	0	PCR	Peripheral Control Register			
13	1	1	0	1	IFR	Interrupt Flag Register			
14	1	1	1	0	IER	Interrupt Enable Register			
15	1	1	1	1	ORA/IRA	Same as Reg 1 Except No "Handshake"			

The control of the second second


ω

#### REG 0 — ORB/IRB




Pin Data Direction Selection	WRITE	READ
DDRB = "1" (OUTPUT)	MPU writes Output Level (ORB)	MPU reads output register bit in ORB. Pin level has no affect.
DDRB = "0" (INPUT) (Input latching disabled)	MPU writes into ORB, but no effect on pin level, until DDRB changed.	MPU reads input level on PB pin.
DDRB = "0" (INPUT) (Input latching enabled)		MPU reads IRB bit, which is the level of the PB pin at the time of the last CB1 active transition.

#### REG 1 - ORA/IRA




Pin Data Direction Selection	WRITE	READ
DDRA = "1" (OUTPUT) (Input latching disabled)	MPU writes Output Level (ORA).	MPU reads level on PA pin.
DDRA = "1" (OUTPUT) (Input latching enabled)		MPU reads IRA bit which is the level of the PA pin at the time of the last CA1 active transition.
DDRA = "0" (INPUT) (Input latching disabled)	MPU writes into ORA, but no effect on pin level, until DDRA changed.	MPU reads level on PA pin.
DDRA = "0" (INPUT) (Input latching enabled)		MPU reads IRA bit which is the level of the PA pin at the time of the last CA1 active transition.

### REG 2 — (DDRB) AND REG 3 (DDRA) REG 4 — TIMER 1 LOW-ORDER COUNTER




- ASSOCIATED PB/PA PIN IS AN INPUT (HIGH-IMPEDANCE)
- ASSOCIATED PB/PA PIN IS AN OUTPUT. WHOSE LEVEL IS DETERMINED BY ORB/ORA REGISTER BIT.



WRITE - 8 BITS LOADED INTO T1 LOW-ORDER LATCHES. LATCH CONTENTS ARE TRANSFERRED INTO LOW-ORDER COUNTER AT THE TIME THE HIGH-ORDER COUNTER IS LOADED (REG 5).

READ - 8 BITS FROM T1 LOW-ORDER COUNTER TRANSFERRED TO MPU. IN ADDITION, T1 INTERRUPT FLAG IS RESET (BIT 6 IN INTERRUPT FLAG REGISTER).


### **REG 5 — TIMER 1 HIGH-ORDER COUNTER**



WRITE – 8 BITS LOADED INTO T1 HIGH-ORDER LATCHES. ALSO, AT THIS TIME BOTH HIGH AND LOW-ORDER LATCHES TRANSFERRED INTO T1 COUNTER. T1 INTERRUPT FLAG ALSO IS RESET.

READ - 8 BITS FROM T1 HIGH-ORDER COUNTER TRANSFERRED TO MPU


### REG 6 — TIMER 1 LOW-ORDER LATCHES



WRITE – 8 BITS LOADED INTO T1 LOW-ORDER LATCHES. THIS OPERATION IS NO DIFFERENT THAT A WRITE INTO REG 4.

READ - 8 BITS FROM T1 LOW-ORDER LATCHES TRANSFERRED TO MPU, UNLIKE REG 4 OPERATION, THIS DOES NOT CAUSE RESET OF T1 INTERRUPT FLAG.


### **REG 7 — TIMER 1 HIGH-ORDER LATCHES**



WRITE – 8 BITS LOADED INTO T1 HIGH-ORDER LATCHES. UNLIKE REG 4 OPERATION NO LATCH-TO-COUNTER TRANSFERS TAKE PLACE.

READ - 8 BITS FROM T1 HIGH-ORDER LATCHES TRANSFERRED TO MPU.

### REG 8 — TIMER 2 LOW-ORDER COUNTER




WRITE - 8 BITS LOADED INTO T2 LOW-ORDER LATCHES.

READ -- 8 BITS FROM T2 LOW-ORDER COUNTER TRANSFERRED TO MPU, T2 INTERRUPT FLAG IS RESET.


### REG 9 — TIMER 2 HIGH-ORDER COUNTER

### **REG 10 — SHIFT REGISTER**



WRITE - 8 BITS LOADED INTO T2 HIGH-ORDER COUNTER. ALSO, LOW-ORDER LATCHES TRANSFERRED TO LOW-ORDER COUNTER. IN ADDITION, T2 INTERRUPT FLAG IS RESET.


READ -- 8 BITS FROM T2 HIGH-ORDER COUNTER TRANSFERRED TO MPU.



OTES.


- WHEN SHIFTING OUT. BIT 7 IS THE FIRST BIT OUT AND SIMULTANEOUSLY IS ROTATED BACK INTO BIT 0.
- 2. WHEN SHIFTING IN, BITS INITIALLY ENTER BIT 0 AND ARE SHIFTED TOWARDS BIT 7.

### REG 11 — AUXILIARY CONTROL REGISTER




### REG 12 — PERIPHERAL CONTROL REGISTER

### REG 13 — INTERRUPT FLAG REGISTER




### **REG 14 — INTERRUPT ENABLE REGISTER**



#### NOTES:

- 1. IF BIT 7 IS A "0", THEN EACH "1" IN BITS 0 6 DISABLES THE CORRESPONDING INTERRUPT.
- 2. IF BIT 7 IS A "1", THEN EACH "1" IN BITS 0 6 ENABLES THE CORRESPONDING INTERRUPT.
- 3. IF A READ OF THIS REGISTER IS DONE, BIT 7 WILL BE "0" AND ALL OTHER BITS WILL REFLECT THEIR ENABLE/DISABLE STATE.

### PIN CONFIGURATION



## ASCII CHARACTER SET (7-BIT CODE)

	_										
		MSD	0	1	2	3	4	5	6	7	_
	_ <b></b>		000	901	010	011	100		110		
	5	0000	NUL	DLE	SP	0	(6)	P	+	+	_
	•	0001	SOH	DC1	1 1	,	A	a		P	
	:	0010	STX	DC2		2	В	R	a	q	
	)	0011	ETX	DC3		3	C	1	þ	r	
	4	0100	EOT	DC4	s	4	i	S	c	s	
	•	0101	ENG	NAK	%	5	D	T	a	t	
•	4	0110	ACK	SYN	8		E	U	e	u	
		0111	BEL	ETB	· ·	6	F	V	f	V	1
	+	1000	1	CAN		7	G	W	9	w	1
		1001	нт	EM	'	8	н	×	h	×	
		1010		- 1	'	9	- 1	Y	i	Y	1
-		1011		SUB			J	Z	j	2	
	•			ESC	•	. 1	K		k		1
	Ċ	1100	FF .	FS	.	. !	L		- 1	1	ĺ
	:		CR	GS	-	-	M	ם [	m		1
	•	1	i	RS	• [	> /	N	4	n	~	
		1111	SI	vs	/	2		-	0	DEL	

▼NERTEK\* INC • P.O. BOX 552 • SANTA CLARA, CA 95052 TEL (408) 988-5600 • TWX: 910-338-0135