

# R650X and R651X Microprocessors (CPU)


## **DESCRIPTION**

The 8-bit R6500 microprocessor devices are produced with N-channel, silicon gate technology. Performance speeds are enhanced by advanced system architecture. This Innovative architecture results in smaller chips—the semiconductor threshold is cost-effectivity. System cost-effectivity is further enhanced by providing a family of 10 software-compatible microprocessor (CPU) devices, described in this document. Rockwell also provides single chip microcomputers, memory and peripheral devices—as well as low-cost design aids and documentation.

Ten CPU devices are available. All are software-compatible. They provide options of addressable memory, interrupt input, on-chip clock oscillators and drivers. All are bus-compatible with earlier generation microprocessors like the M6800 devices.

The R650X and R651X family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for multiprocessor system applications where maximum timing control is mandatory. All R6500 microprocessors are also available in a variety of packaging (ceramic and plastic), operating frequency (1 MHz, 2 MHz and 3 MHz) and temperature (commercial and industrial) versions.

#### ORDERING INFORMATION



## **FEATURES**

- · N-channel, silicon gate, depletion load technology
- · 8-bit parallel processing
- 56 instructions
- · Decimal and binary arithmetic
- · Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt request
- Non-maskable interrupt
- · Use with any type of speed memory
- 8-bit bidirectional data bus
- Addressable memory range of up to 64K bytes
- · "Ready" input
- Direct Memory Access capability
- Bus compatible with M6800
- 1 MHz, 2 MHz, and 3 MHz versions
- · Choice of external or on-chip clocks
- On-chip clock options
  - -External single clock input
  - --- Crystal time base input
- · Commercial and industrial temperature versions
- Pipeline architecture
- Single +5V supply

## **R6500 CPU FAMILY MEMBERS**

Microproce	ssors with Internal T	wo Phase Clock Generator
Model	No. Pins	Addressable Memory
R6502	40	64K Bytes
R6503	28	4K Bytes
R6504	28	8K Bytes
R6505	28	4K Bytes
R6506	28	4K Bytes
R6507	28	8K Bytes
Micropro	cessors with Externa	Two Phase Clock Input
Model	No. Pins	Addressable Memory
R6512	40	64K Bytes
R6513	28	4K Bytes
R6514	28	8K Bytes
R6515	28	4K Bytes

## INTERFACE SIGNAL DESCRIPTIONS

## **CLOCKS (Ø1, Ø2)**

The R651X requires a two phase non-overlapping clock that runs at the  $V_{CC}$  voltage level. The R650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled.

## **ADDRESS BUS (A0-A15)**

The address line outputs access data in memory device locations or cells, access data in I/O device registers and/or effect logical operations in I/O or controller devices depending on system design. The addressing range is determined by the number of address lines available on the particular CPU device. The R6502 and R6512 can address 64K bytes with a 16-bit address bus (A0-A15); the R6504, R6507, and the R6514 can address 8K bytes with a 13-bit address bus (A0-A12); and the R6503, R6505, R6506, R6513, and R6515 can address 4K bytes with a 12-bit address bus (A0-A11). These outputs are TTL-compatible and are capable of driving one standard TTL load and 130 pF.

#### DATA BUS (D0-D7)

The data lines (D0-D7) form an 8-bit bidirectional data bus which transfers data between the CPU and memory or peripheral devices. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pF.

#### DATA BUS ENABLE (DBE, R6512 ONLY)

The TTL-compatible DBE input allows external control of the tristate data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE is driven by the phase two (\$\textit{\gamma}2\$) clock, thus allowing data output from microprocessor only during \$\textit{\gamma}2\$. During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

## READY (RDY)

The Ready input signal allows the user to halt or single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (Ø1) will halt the microprocessor with the output address lines reflecting the current address being fetched. If Ready is low during a write cycle, it is ignored until the following read operation. This condition will remain through a subsequent phase two (Ø2) in which the Ready signal is low. This feature allows microprocessor interfacing with the low speed PROMs as well as Direct Memory Access (DMA).

## INTERRUPT REQUEST (IRQ)

The TTL level active-low IRQ input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Processor Status Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register

are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts can occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A 3KΩ external resistor should be used for proper wire-OR operation.

## NON-MASKABLE INTERRUPT (NMI)

A negative going edge on the NMI input requests that a non-maskable interrupt sequence be generated within the micro-processor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the state interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

NMI also requires an external 3KΩ register to V<sub>CC</sub> for proper wire-OR operations.

Inputs IRQ and NMI are hardware interrupts lines that are sampled during \$2 (phase 2) and will begin the appropriate interrupt routine on the \$1 (phase 1) following the completion of the current instruction.

#### SET OVERFLOW FLAG (SO)

A negative going edge on the  $\overline{SO}$  input sets the overflow bit in the Processor Status Register. This signal is sampled on the trailing edge of  $\emptyset$ 1 and must be externally synchronized.

#### SYNC


The SYNC output line identifies those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during \$1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the \$1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

## RESET (RES)

The active low RES resets, or starts, the microprocessor from a power down or restart condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag is set and the microprocessor loads the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After V<sub>CC</sub> reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and SYNC signals become valid.



#### $28 \Rightarrow \phi_2 \text{ (OUT)}$ $27 \Rightarrow \phi_0 \text{ (IN)}$ RES VSS 26 R/W φ1 (OUT) [ **R6506 FEATURES** 25 🗀 🗅 IRQ 4K addressable bytes of memory (A0-A11) VCC AO On-chip clock A1 · Two phase output clock for timing of support chips 21 5 04 A2 IRQ interrupt 20 D D5 АЗ 19 D6 18 D7 17 A11 • 28-pin DIP A4 10 A5 11 A6 12 Α7 16 A10 15 A9 AB 28 φ<sub>2</sub> (OUT) 27 φ<sub>0</sub> (IN) 26 η R/W RES C vss ⊏ RDYC 25 00 **R6507 FEATURES** vcc □ 5 24 D1 6 23 D2 7 R6507 22 D3 A0 5 A1 6 • 8K addressable bytes of memory (A0-A12) On-chip clock 21 04 RDY signal A4 09 A5 01 20 D5 • 28-pin DIP 19 D6 18 D7 10 A6 | 11 A7 | 12 17 A12 16 A11 A8 🖂 13 A9 🗆 14 15 A10 VSS 40 RES 39 $\phi_2$ (OUT). 38 $\phi_2$ (IN). RDY C $\phi_1$ (IN) IRO d vss 🗀 5 36 DBE **R6512 FEATURES** 35 N.C. 34 R/W 33 D0 NMI 6 • 64K addressable bytes of memory (A0-A15) SYNC C vcc ds Two phase clock input 9 R6512 32 D1 ΑO • IRQ interrupt 31 D2 30 D3 目 A1 • NMI interrupt A2 **년**12 29 04 АЗ • RDY signal 13 A4 28 D D5 SYNC signal 27 D6 26 D7 A5 • Data Bus Enable 15 A6 • 40-pin DIP Α7 **二**16 25 A 15 A8 **口**17 24 A14 Α9 18 23 A 13 A10 22 A12 21 VSS 19 \*Pins 37 and 39 are connected internally

#### 28 πES 27 φ<sub>2</sub> (IN) vss 🖂 **R6513 FEATURES** φ, (IN) C Ié □3 26 R/W • 4K addressable bytes of memory (A0-A11) NMI C 4 25 00 · Two phase clock input vcc ☐5 24 D1 A0 🖯 6 23 D2 R6513 22 D3 21 D4 • IRQ interrupt • NMI interrupt 20 D5 • 28-pin DIP A3 🗀 9 A4 디10 19 D D6 A5 | 11 18 D7 17 A11 16 A10 A6 | 12 A7 | 13 15 A9 A8 🗖 14 28 - RES 27 - φ<sub>2</sub> (IN) vss 🗀 1 φ<sub>1</sub> (IN) = īĦŌ ☐3 26 R/W 26 DO VCC C **R6514 FEATURES** 5 24 D1 6 23 D2 7 **R6514** 22 D3 A0 🗖 5 A1 🗖 6 8K addressable bytes of memory (A0-A12) A2 C · Two phase clock ir put A3 🗆 8 21 D4 20 D5 19 D6 18 D7 17 A12 IRQ interrupt A4 🗀 9 A5 | 10 A6 | 11 • 28-pin DIP A7 112 16 A11 A8 **□**13 Α9 15 A10 **二**14 28 πES 27 φ<sub>2</sub> (IN) vss 🗖 i RDY C 1 (IN) 3 26 R/W IRO 4 25 D0 VCC 5 24 D1 A0 6 23 D2 A1 7 R6515 22 D3 $\phi_1$ (IN) $\Box$ 3 **R6515 FEATURES** 4K addressable bytes of memory (A0-A11) · Two phase clock input 21 D4 20 D5 19 D6 18 D7 17 A11 A2 🗆 8 • IRQ interrupt A3 🗖 9 RDY signal A4 | 10 A5 | 11 A6 | 12 A7 | 13 • 28-pin DIP

16 A10 15 A9

## **FUNCTIONAL DESCRIPTION**

The internal organization of all R6500 CPUs is identical except for some variations in clock interface, the number of address output lines, and some unique input/output lines between versions.

#### **CLOCK GENERATOR**

The clock generator develops all internal clock signals, and (where applicable) external clock signals, associated with the device. It is the clock generator that drives the timing control unit and the external timing for slave mode operations.

#### **TIMING CONTROL**

The timing control unit keeps track of the instruction cycle being monitored. The unit is set to zero each time an instruction fetch is executed and is advanced at the beginning of each phase one clock pulse for as many cycles as is required to complete the instruction. Each data transfer which takes place between the registers depends upon decoding the contents of both the instruction register and the timing control unit.

#### **PROGRAM COUNTER**

The 16-bit program counter provides the addresses which step the microprocessor through sequential instructions in a program.

Each time the microprocessor fetches an instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time an instruction or data is fetched fromprogram memory.

#### INSTRUCTION REGISTER AND DECODE

Instructions fetched from memory are gated onto the internal data bus. These instructions are latched into the instruction register, then decoded, along with timing and interrupt signals, to generate control signals for the various registers.

## ARITHMETIC AND LOGIC UNIT (ALU)

All arithmetic and logic operations take place in the ALU including incrementing and decrementing internal registers (except the program counter). The ALU has no internal memory and is used only to perform logical and transient numerical operations.

#### **ACCUMULATOR**

The accumulator is a general purpose 8-bit register that stores the results of most arithmetic and logic operations, and in addition, the accumulator usually contains one of the two data words used in these operations.

#### **INDEX REGISTERS**

There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used in generating an effective address.


When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre- or post-indexing of indirect addresses is possible (see addressing modes).

#### STACK POINTER

The stack pointer is an 8-bit register used to control the addressing of the variable-length stack on page one. The stack pointer is automatically incremented and decremented under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts (NMI) and (RQ). The stack allows simple implementation of nested subroutines and multiple level interrupts. The stack pointer should be initialized before any interrupts or stack operations occur.

## PROCESSOR STATUS REGISTER

The 8-bit processor status register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU.



R650X and R651X Internal Architecture


## **INSTRUCTION SET**

The R6500 CPU has 56 instruction types which are enhanced by up to 13 addressing modes for each instruction. The

Accumulator, index registers, Program Counter, Stack Pointer and Processor Status Register are illustrated below.

## Alphabetic Listing of Instruction Set

Mnemonic	Function	Mnemonic	Function
ADC	Add Memory to Accumulator with Carry	JMP	Jump to New Location
AND	"AND" Memory with Accumulator	JSA	Jump to New Location Saving Return Address
ASL	Shift Left One Bit (Memory or Accumulator)		Camp to New Location Saving Neturn Address
	, , , , , , , , , , , , , , , , , , , ,	LDA	Load Accumulator with Memory
BCC	Branch on Carry Clear	LDX	Load Index X with Memory
BCS	Branch on Carry Set	LDY	Load Index Y with Memory
BEQ	Branch on Result Zero	LSR	Shift One Bit Right (Memory or Accumulator)
BIT	Test Bits in Memory with Accumulator	]	Shift One of right (Methory of Accumulator)
ВМІ	Branch on Result Minus	NOP	No Operation
BNE	Branch on Result not Zero	''''	No Operation
BPL	Branch on Result Plus	ORA	"OD" Moments with Assumedates
BRK	Force Break		"OR" Memory with Accumulator
BVC	Branch on Overflow Clear	PHA	Push Accumulator on Stack
BVS	Branch on Overflow Set	PHP	Push Processor Status on Stack
		PLA	Pull Accumulator from Stack
CLC	Clear Carry Flag	PLP	Pull Processor Status from Stack
CLD	Clear Decimal Mode	, .,	Full Processor Status from Stack
CLI	Clear Interrupt Disable Bit	ROL	Poteto One Dit I off (Massaul on Assum July )
CLV	Clear Overflow Flag	BOB	Rotate One Bit Left (Memory or Accumulator)
CMP	Compare Memory and Accumulator	BTI	Rotate One Bit Right (Memory or Accumulator) Return from Interrupt
CPX	Compare Memory and Index X	RTS	Return from Subroutine
CPY	Compare Memory and Index Y	1113	return nont Sabroutine
- '		SBC	Subtrant Mamaru from Assumulator with Danier
DEC	Decrement Memory by One	SEC	Subtract Memory from Accumulator with Borrow Set Carry Flag
DEX	Decrement Index X by One	SED	Set Carry Flag Set Decimal Mode
DEY	Decrement Index Y by One	SEI	Set Interrupt Disable Status
	<b>7, 4.1.</b>	STA	Store Accumulator in Memory
EOR	"Exclusive-OR" Memory with Accumulator	STX	Store Index X in Memory
	,	STY	Store Index X in Memory
INC	Increment Memory by One	]	Store moex i in Memory
INX	Increment Index X by One	TAX	Transfer Accumulator to Index X
INY	Increment Index Y by One	TAY	Transfer Accumulator to Index Y
1		TSX	Transfer Stack Pointer to Index X
		TXA	Transfer Index X to Accumulator
		TXS	
ļ		TYA	Transfer Index X to Stack Register
Ì		' ' '	Transfer Index Y to Accumulator



**Programming Model** 

## **ADDRESSING MODES**

The R6500 CPU family has 13 addressing modes. In the following discussion of these addressing modes, a bracketed expression follows the title of the mode. This expression is the term used in the Instruction Set Op Code Matrix table (later in this product description) to make it easier to identify the actual addressing mode used by the instruction.

ACCUMULATOR ADDRESSING [Accum]—This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

**IMMEDIATE ADDRESS [IMM]**—In immediate addressing, the second byte of the instruction contains the operand, with no further memory addressing required.

ABSOLUTE ADDRESSING [Absolute]—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 64K bytes of addressable memory.

**ZERO PAGE ADDRESSING [ZP]**—The zero page instructions allow for shorter code and execution times by fetching only the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING [ZP, X or Y]—This form of addressing is used with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order eight bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING [ABS, X or Y]—
This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X" and "Absolute, Y."
The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base

address. This type of indexing allows referencing of any location and the index may modify multiple fields, resulting in reduced coding and execution time.

**IMPLIED ADDRESSING [Implied]**—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

**RELATIVE ADDRESSING [Relative]**—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction is an operand. This operand is an offset which is added to the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes.

INDEXED INDIRECT ADDRESSING [(IND, X)]—In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the contents of index register X discarding the carry. The result of this addition points to a memory location on page zero which contains the low order byte of the effective address. The next memory location in page zero contains the high order byte of the effective address. Both memory locations specifying the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING [(IND), Y)]—In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location are added to the contents of index register Y. The result is the low order byte of the effective address. The carry from this addition is added to the contents of the next page zero memory location, to form the high order byte of the effective address.

ABSOLUTE INDIRECT [Indirect]—The second byte of the instruction contains the low order byte of a memory location. The high order eight bits of that memory location are contained in the third byte of the instruction. The contents of the fully specified memory location are the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter. (JMP (IND) only)

## INSTRUCTION SET OP CODE MATRIX

The following matrix shows the Op Codes associated with the R6500 family of CPU devices. The matrix identifies the hexadecimal code, the mnemonic code, the addressing mode, the

number of instruction bytes, and the number of machine cycles associated with each Op Code. Also, refer to the instruction set summary for additional information on these Op Codes.

LSI	0	1	2	3	4	5	6	7	8	9	A	8	С	D	E	F
	BRK Implied 1 7					OFIA ZP 2 3	ASL ZP 2 5		PHP Implied 1 3	ORA IMM 2 2	ASL Accum 1 2			ORA ABS 3 4	ASL ABS 3 6	
	8PL Relative 2 2**	ORA (IND), Y 2 5°				ORA ZP, X 2 4	ASL ZP, X 2 6		CLC Implied 1 2	ORA ABS, Y 3 4°				ORA ABS, X 3 4°	ASL ABS, X 3 7	
	JSR Absolute 3 6	AND (IND, X) 2 6			BIT ZP 2 3	AND ZP 2 3	ROL ZP 2 5		PLP Implied 1 4	AND IMM 2 2	ROL Accum 1 2		BIT ABS 3 4	AND ABS 3 4	ABS 3 6	
	BMI Relative 2 2**	AND (IND), Y 2 5°				AND ZP, X 2 4	ROL ZP, X 2 6		SEC Implied 1 2	AND ABS, Y 3 4"				AND ABS, X 3 4*	ROL ABS, X 3 7	
	PTI Implied 1 6	EOR (IND, X) 2 6				EOR ZP 2 3	LSR ZP 2 5		PHA implied 1 3	EOR IMM 2 2	LSR Accum 1 2		JMP ABS 3 3	EOR ABS 3 4	LSR ABS 3 6	
	BVC Relative 2 2**	EOR (IND), Y 2 5*				EOR ZP, X 2 4	LSR ZP, X 2 6		CLI Implied 1 2	EOR ABS, Y 3 4°				EOR ABS, X 3 4'	LSR ABS, X 3 7	
	RTS Implied 1 6	ADC (IND, X) 2 6				ADC ZP 2 3	ROR ZP 2 5		PLA Implied 1 4	ADC IMM 2 2	ROR Accum 1 2		JMP Indirect 3 5	ADC ABS 3 4	ROR ABS 3 6	
<u> </u>	BVS Relative 2 2"	ADC (IND), Y 2 5*				ADC ZP, X 2 4	ROR ZP, X 2 6		SEI Implied 1 2	ADC ABS, Y 3 4"				ADC ABS, X 3 4°	FIOR ABS, X 3 7	
		STA (IND, X) 2 6			STY ZP 2 3	STA ZP 2 3	STX ZP 2 3		DEY Implied 1 2		TXA Implied 1 2		STY ABS 3 4	STA ABS 3 4	STX ABS 3 4	
A	BCC Relative 2 2"	STA (IND), Y 2 6			STY ZP. X 2 4	STA ZP, X 2 4	STX ZP, Y 2 4		TYA Implied 1 2	STA ABS, Y 3 5	TXS Implied 1 2			STA ABS, X 3 5		
	S S	LDA (IND, X) 2 6	LDX IMM 2 2		LDY ZP 2 3	LDA ZP 2 3	LDX ZP 2 3		TAY Implied 1 2	LDA IMM 2 2	TAX Implied 1 2		ABS 3 4	LDA ABS 3 4	LDX ABS 3 4	
•	BCS Relative 2 2**	LDA (IND), Y 2 5°			LDY ZP, X 2 4	LDA ZP, X 2 4	LDX ZP, Y 2 4		CLV Implied 1 2	LDA ABS, Y 3 4°	TSX implied 1 2		LDY ABS, X 3 4"	LDA ABS. X 3 4	LDX ABS, Y 3 4°	
1	CPY IMM 2 2	CMP (IND, X) 2 6			CPY ZP 2 3	CMP ZP 2 3	DEC ZP 2 5		INY Implied 1 2	CMP IMM 2 2	DEX Implied 1 2		CFY ABS 3 4	CMP ABS 3 4	DEC ABS 3 6	
	BNE Relative 2 2**	CMP (IND), Y 2 5*				CMP ZP. X 2 4	DEC ZP, X 2 6		CLD Implied 1 2	CMP ABS, Y 3 4°				CMP ABS. X 3 4°	DEC ABS, X 3 7	
	CPX IMM 2 2	SBC (IND, X) 2 6			CPX ZP 2 3	SBC ZP 2 3	INC ZP 2 5		INX Implied 1 2	SBC IMM 2 2	NOP Implied 1 2		CPX ABS 3 4	SBC ABS 3 4	INC ABS 3 6	
	BEO Relative 2 2"	SBC (IND), Y 2 5				SBC ZP, X 2 4	INC ZP, X 2 6		SED Implied 1 2	SBC ABS, Y 3 4*				SBC ABS, X 3 4	INC ABS, X 3 7	


BRK —OP Code —Addressing Mode —Instruction Bytes; Machine Cycles

<sup>&</sup>quot;Add 1 to N if page boundary is crossed.
"Add 1 to N if branch occurs to same page;
add 2 to N if branch occurs to different page.


## **INSTRUCTION SET SUMMARY**

	INSTRUCTIONS	I N N	101	. 7 : 1		OL ()		2 F R C		7	ACCU	M	166	PL if C	Т,	n Na	1. XI		IND:		1,	AGE	.1		 5 1	γ	ABS			AY:W	Τ.	40 R	151	Γ.		-,1	PROCESSORS	TATUS	
MNEMONIC	GPERATION	OF.			06		-}	-	-	-+-	P F				-+		7	+		<del></del>	╅		-+			+	~	<b>~</b> ~~	٠		+		_	1	7	4	COOES	3 2 7 6 7	
A D C		1			-		-+	۱۹	}-		77 -	*	OP	7	-	-+-	٠.	-	-   -	4_	OP 	$\dashv$		OP		٠	٠	Ŀ	<b>⊙</b> ₽	4	•   2		•	OP		-	7 4	<u> </u>	
f I	A + M + C + A - H-(1)	<b>5</b> :	- }		60	- :	- 1	- 1	3	- 1	1		1	į	- 1	- 1	E 2		-1				- 1	- 1	4 3	t	ı	1									N. V.		<b>A</b> D C
AND	AAM - A (6) C - (((((((((((((((((((((((((((((((((((	29	2	- 1	- i		- 1	•	3	- 1	. ! .			į		21	f: 2	13	1	2		,		- 1	a   3		1	3		- 1	1						N		AND
B E C	BRANCHON C = 0 121			- 1	€E	6	3	56	5	2  0	A Z	'			-1	ļ	į		į		16	ь	1	1E	7 3		1	ļ			. [						N		ASL
905	88ANCHONC = 1 (2)			- 1				į	į	-				1	-						1	1		1				Ì		2		1	i	li	l			• • • •	B C C
BEG		$\vdash$	- :	-+		-+	+	÷		+	<del></del>	-	-	<del>-</del>	+	÷	÷	+	+	╁	┥		-	+	-	+:	∔	<b>}</b>		2		+-	╄-	Н	-			• • • •	acs
8 . 1	BRANCHON 2 : 1 (2)		;		2C	. [		.	) 3   .							1	i				į			-	1			1	10	5;	2								683
8 14 1	BRANCHONN: 1 (2)	Ιi			۲۰	1	1		1	1				į	- [		:	1			1			- 1	1							1					M. M.	2 .	BIT
BNE	BRANCHONZ 2 0 121				- !		ı		-	-					1						1		- 1			1		i		2									8 M I
B P I	BRANCHONN ± 0 121								1						- 1	i	i		i				- 1	į					1 1	2	Ł				į				BNE
BAX	BREAK	-	-	-+	+	<del></del>	+	+	÷	+			×	<del>,  </del>	╗	<del>~</del> †~	- <del>-</del>	┿	+-	+-	╁		- 1	-÷	-+-	+-	<del>-</del>	<del>-</del> -	100	2	7	+	+	+	-				8 P L
B V C	BRANCH ON V = 0 12-		į			i		1		l			•	ĺ			i		İ	1	1		- 1			1	:		ا م	,	,[								BAK
8 7 5	BRANCH ON V = 1 121	:	Ì		İ	- 1			į	١				- 1	-1	Ì	ļ	1		1	'					1	1		l i	2	Ł								8 7 5
cic	0 · C		- [		İ	- 1		1					18	,	,								- 1			1				1	١.		-						Crc
cro	5 - C		1		- 1								D8	- 1	, [		- 1			1			- [	ļ	1	1								;					CLD
ī i i	0 -:	1	-+	-1	+	-+	+		÷	+	+		56	+	,†	+	+-	+	+-	+-	+	-	-+		<del>-</del>	+	+-	<del>-</del> -	H	-		+	<del></del>	+		-	<del></del>		
CLV	0 - V	li	1	-	į		1				i.		38:	- 1			ļ				-		-		i	1						1	İ			-			CLA
CMP		C9	, ;	2	اه		3 6	26	3	, [			1	- :	- 1	ا بن	١,	0	1 5		05	ا،ا	,	DD:	4	, ,				Ì		ļ	:		: ;		1		CMP
CP>	X - N	F.O		- 1	- 1	- 1	- 1			- 1	i i		ſ	:	ſ		•		1	1	1		`		` `	1	1	1		ĺ		ĺ	!		. ;	-	1	2 C	CPA
CPY	Y - M	C2	- 4							-			;	- 1	1	- !	1		į	İ			- 1				i	Ì		-			i	1			N	i i	CPY
DEC	W - 1 - W	T +	-	_	_	6	_			7				-	$\dashv$	:	:	T		T	26	6	2 0	DΕ	7 :	,	T	1	П	7	+	1	1	1	-	_		2 .	DEC
DEX	> . ! - X	l	·	- 1		- !		;		-			CA	2	,			1			1		- 1	į	i	-							1	Ιi			N		D & #
CEY	Y - 1 - Y		:	Ì		- 1	1	i		-			66	2	, ]					1			- 1	1		1	1			- 1			ì		,	-	*	1	DET
608	4 <b>4 4 -</b> 2 15.	45	2	2	45	4	3	15	ś :	2		:	1	- 1	1	4: 1	6.2	, j ,	.   5	. 2	55	•	2	2	: ا ه	99	1.	,					ļ			1	<b>,</b>		€ 0 =
1.81 €	M = 1 -M		i		EE	6	3 1	6	5 ;	ż	_				1			.1_		1	FE	•	2	FE	7	١,				- !	-		i		:	i	<b>.</b>	z .	INC
INX	<b>λ.1</b> + X			T	T			Ţ	i	Т			€8.	2	7			Т	T	Τ	1			1	1	T	T	T		_	7	-	+	1	-		N	· · Z ·	1 34 3
144	7 . 1 · Y	1	- :	- 1	1		1	i	i				CF	2	,			1			İ		- 1			1	i						;		٠,	ļ	N		i Nz V
ם או ג	JUMP TO NEW LOC		-		- 1	3	•	i	ł	1	:				-			1			1	i		- {		1					5	5	3			ļ			3 M P
755	JUMP SUB		j	•		6	- 1	1	i	1				-	١		į					:	- [		-		:					i	:		ĺ				ه ې ر
LUA		49			_	•	-	-		-+	-			-	4	بإنه	فها	1B	45	. 2	85	4	3 1	80	•   :	99	1 4	Ŀ		·	_	<del> </del>	:	┞.		_	<b>N</b> · · ·	· · z ·	LOA
10×	M - X 15.		i	- 1	:	4	- 1	- 1	- :	•			:	ı	1	-	i							ŀ		1	•	3	١.		-	1	:	86	٠	2	N · · ·	· · z ·	(0)
LDY		A0:	2 (	ŧ	- 1	- 3				•				į	-		į				1	3		- 1	- 1	'	1			- 1				:			N		10,
LSF	6 - C		į		4E	6	3		5	2 4	A ?	. 1		. !	-						<b> </b> *	6	2		1 :	3			1	÷	į					- 1		z c	' L S P
ORA	AVM ~A									. İ			ĒA;	2	•		Ι.			1							1				İ	İ		'		İ		٠ - ٠ ١	* O P
PHA	4 + 413 S 1 - S	09	++	-1	311	+	4	7	3:	+		_		<del>. †</del>		- 1	2   •	1	1	+-	1,2	-	-1	1	4 .	11'9	*	∤.,	ļ.,	<u></u>			Ļ.,	₩,	<del></del> i		N · · ·	· · z ·	064
PHP	F-M5 S-1-5		- [			- 1	1			1	. ]		38	i	ì		ł				1							1		- 1	ŀ								PHA
PLA	S - 1 - S Ms - A												58	- 1	1		ł					l		;									1						9 14 19
FLF	S+1+5 45+P		1	- 1		- !	-	1	•	ŀ	:		26		.1	į	-			1			- 1		į			ĺ					:			ł	N	1	PLA
HOL		1	ļ	- 1	26	61		ж. Ж.	٠.	, ,		١, ا		- [			l		1	1	معزا	١		16	, ;	,	ĺ		.			1	i		:		;AESTC	1	PLP
ROR	- <u>C</u>		+	-+	-+		-+-		_	→-	<u> </u>	<del></del>		<del>}</del>	+	<del></del>		+	<u>-i</u> -	+	76	-			7		÷	÷	-	<del>-</del>	-	+-	-	╁╌		-	<del></del>	2 6	ROL
ЯΥι	RTRN INT		i						1	ſ	-		•o :	ēİ		;	!		i		1						i			Ì		1	1	1	:	-	RESTO		PIL
915	STRN SUB	1		- [		-			:				60	•	,	i							-		į	1								1 :	;	1			RTS
58C	16: A = 5 - M - A	£ 9	2	2	EC	4	3	5	3	:				ļ	Į,	E +	6   3		, ,	. 2	155		7	50	4 3	3 F9		3								-	N V	2 .3.	5 8 C
SEC	1-0			1	- 1		1		;		1		36	2			;						1	İ	ĺ											- }			SEC
SED	1 - 0		_ [	_]	_	_	_]	_ :					Fa'	2	١								- ]	İ			Ì			i				1				1	SED
SEI	1 -:		:	1	1	T	T			T			78 -	7	7	7		T	Ī		Г		7	7	1	$\top$	1	i	П	7	+	1	1	$\sqcap$					5 E
215	A ~ W			-	80	4	3 d	25	3 [	₹	i					51	6 2	9	٤ ا	1 2	95	•	2	90	5   3	99	5	3				}							STA
5 ? *	x - M			- 1	e£	- 1			3		i														İ		1						i	96	4	2			5 T x
574	Y - M		-	1	ec	4	J	84	1	1				-				1		ļ	94	4	5		į	[	1			- 1									Stv
1 4 >	A - X	-	_	_	_	4	4			4	i 	-	AA.	2	ᆚ	$\perp$	1	1	$\perp$	_	1_			_	$\perp$	$\perp$	1	L	L	$\perp$	$\perp$	$\perp$		نــــــــــــــــــــــــــــــــــــــ	نــا		N · · ·	· · · · · ·	1 4 4
' A Y	A - Y	l		-									40	- 1	*				1		1		ſ		- !					ſ							N	, , z ,	7 A Y
15.4	5 +>								1				BA.	1	,			1	1							1					1						N · · ·	2 .	157
1 x à	X * A				-	-								5	1								-							ĺ	- [	ŧ	i				N		Y > 4
7 8 5	x - \$			İ	- 1			i		1			1	1				1		į			ļ			1				- [		i				j			T * S
774	Y • A		_i					4			ــــــــــــــــــــــــــــــــــــــ	ـــــا	98	-			ــــٰـــ	+	1	L	1		_	_		ــــــــــــــــــــــــــــــــــــــ	ــــــــــــــــــــــــــــــــــــــ	_					L		Ш	Ш	N	· · · ·	7 Y A
	of FOCA 4.																			×		√DE I											ΑD				₩.	MEMORTE	j. r ·
	ADU 2 10	Ν :	f F	HAN	ĽН	occ	UP		DIF	r i c	ENTE	40								•		NDE1												BIHA	ıÇ t		₩,	ME MORY E	
	G CARRY N																			A M		CCU IE440			erf Erf	f ( 1:	v 6 4	וטטי	** < c		,	,	05				-	NO CYCLE	
	J.4 IF IN DECI ACCUMUL	JAN OTA	W N	OE US1	7 F t	.AG CHE	(5 i/ (, X)	AVA ED F	OP.	Zŧ si	C-R[5	٠, ١								Nº s					5 A				33		,			cus	IVE	04	•	NO BYTES	•
																																			-				


## **R650X CLOCK TIMING**



## **R651X CLOCK TIMING**



## **R65XX READ WRITE TIMING**




## **AC CHARACTERISTICS**

		}	5XX MHz)	1	SXXA MHz)		SXXB MHz)		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	
R650X CLOCK TIMING		- <b>!</b>				L	!	<u> </u>	
Clock Cycle Time	Tcyc	1.0	10	0,5	10	0.33	10	μs	
Ø0 (IN) Low Pulse Width	T <sub>L90</sub>	480		240	<u> </u>	160	_	ns	
90 (IN) High Pulse Width	THEO	460		240		160	_	ns	
90 (IN) Rise and Fall Time <sup>1, 2</sup>	TAO, TFO	_	10	_	10	-	10	ns	
Ø1 (OUT) High Pulse Width	Tpwher	460	_	235	<u> </u>	155	<u> </u>	ns	
Ø2 (OUT) High Pulse Width	T <sub>PWH92</sub>	460	_	240	<b>-</b>	160	-	ns	
Delay Between \$1 (OUT) and \$2 (OUT)	T <sub>D</sub>	0	-	0		0	_	ns	
<b>∮</b> 1 (OUT), <b>∮</b> 2 (OUT) Rise and Fall Time <sup>1, 2</sup>	T <sub>P</sub> , T <sub>F</sub>		25		25		15	ns	
R651X CLOCK TIMING				·					
Clock Cycle Tima	T <sub>CYC</sub>	1.0	10	0.5	10	0.33	10	μs	
∮1 (IN) High Pulse Width	T <sub>PWH\$1</sub>	430	_	215	_	150		ns	
Ø2 (IN) High Pulse Width	Т <sub>РWН02</sub>	470		235		160		ns	
Delay Between Ø1 and Ø2	To	0		0		0		ns	
Ø1 (IN), Ø2 (IN) Rise and Fall Time <sup>1, 3</sup>	TH, TF		25	_	20		15	ns	
R65XX READ/WRITE TIMING									
R/W Setup Time	TRWS		225	-	140		110	ns	
R/W Hold Time	THRW	30		30	-	15		пѕ	
Address Setup Time	T <sub>ADS</sub>	-	225		140		110	ns	
Address Hold Time	T <sub>HA</sub>	30	_	30	_	15	_	ns	
Read Access Time	TACC		650	_	310		170	ns	
Read Data Setup Time	T <sub>DSU</sub>	100	_	50		50	_	ris	
Read Data Hold Time	THR	10		10		10	_	ns	
Write Data Setup Time	T <sub>MOS</sub>	_	175	_	100	_	85	ns	
Write Data Hold Time	T <sub>HW</sub>	30	_	30	_	15		กร	
SYNC Hold Time	T <sub>SYH</sub>	30	_	30		15	_	ns	
RDY Setup Time	TROY	100		50	_	35		ns	
SO Setup Time	Tso	100	-	50	_	35	_	ns	
SYNC Setup Time	T <sub>SYN</sub>		225	_	140		110	ns	

#### Notes

- 1. Loads: All output except clocks = 1 TTL + 130 pF. Clock outputs = 1 TTL + 30 pF.
- 2. Measured between 0.8 and 2.0 points on waveform load.
- 3. Measured between 10% and 90% points on waveforms.
- 4. \*RDY must never switch states within RRDY to end of \$2.



## **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.3 to +7.0	Vdc
Input Voltage	V <sub>IN</sub>	-0.3 to +7.0	Vdc
Operating Temperature Range Commercial Industrial	T <sub>A</sub>	~ 40 to +85	°C
Storage Temperature	TSTG	-55 to +150	°C

\*NOTE: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the other sections of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **OPERATING CONDITIONS**

Parameter	Symbol	Value
Supply Voltage	V <sub>CC</sub>	5V ±5%
Temperature Range Commercial Industrial	TA	0°C to +70°C -40°C to +85°C

## DC CHARACTERISTICS

( $V_{CC}$  = 5.0V ±5%,  $V_{SS}$  = 0;  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted)

Parameter	Symbol	Min.	Typ.5	Max.	Unit <sup>1</sup>	Test Conditions
Input High Voltage	V <sub>IH</sub>				V	
Logic	"	2.0		ν <sub>cc</sub>		
Ø0 (IN)		2.4	-	V <sub>cc</sub>	1	
Ø1 (IN), Ø2 (IN)		V <sub>CC</sub> ~ 0.3		V <sub>CC</sub> + 0.25		
Input Low Voltage	V <sub>IL</sub>				V	
Logic		-0.3		0.8		
ØO (IN), Ø1 (IN), Ø2 (IN)		~ 0.3		0.4		
Input Leakage Current	IN				μА	V <sub>IN</sub> = 0V to 5.25V
Logic (Excl. RDY, SO)		_		2.5		$V_C = 0V$
Ø1 (IN), Ø2 (IN)			<b>]</b> —	100		
Ø0 (IN)				10		
Input Leakage Current for Three State Offi	I <sub>TS</sub> ;			İ	μА	V <sub>IN</sub> = 0.4V to 2.4V
D0-D7		_		10		V <sub>CC</sub> = 5.25V
Output High Voltage	V <sub>OH</sub>				ν	$I_{LOAD} = -100 \mu\text{A}$
SYNC, D0-D7, A0-A15, R/W, Ø1 (OUT), Ø2 (OUT)		+2.4	-			$V_{CC} = 4.75V$
Output Low Voltage	VOL				V	l <sub>LOAD</sub> = 1.6 ma
SYNC, D0-D7, A0-A15, R/W, Ø1 (OUT), Ø2 (OUT)			_	+0.4		$V_{CC} = 4.75V$
Power Dissipation	Po				mΨ	
1 and 2 MHz		_	450	700		
3 MHz		-	500	800	<u> </u>	
Capacitance	С				pF	$V_{CC} = 5.0V$
Logic	CIN	-	-	10		$V_{IN} = 0V$
D0-D7	1	-	_	15		f ≠ 1 MHz
A0-A15, R/W, SYNC	COUT	-		12		$T_A = 25^{\circ}C$
Ø0 (IN)	CODIN)	_	-	15		
Ø1 (IN)	CØ1		30	50		
Ø2 (IN)	CØ2	-	50	80		

#### Notes

- 1. All units are direct current (dc) except for capacitance.
- 2. Negative sign indicates outward current flow, positive indicates inward flow.
- 3. IRQ and NMI require 3K pull-up resistor.
- 4. Ø1 (IN) and Ø2 (IN) apply to R6512, 13, 14, and 15; Ø0 (IN) applies to R6502, 03, 04, 05, 06 and 07.
- 5. Typical values shown for  $V_{CC} = 5.0V$  and  $T_A = 25$ °C.

#### WORLDWIDE HEADQUARTERS

Rockwell Semiconductor Systems 4311 Jamborce Road.

P.O. Box C

Newport Beach, CA 92658-8902 (714) 221-4600 Phone: (714) 221-6375 Fax:

## **AMERICAS**

#### US Northwest/Pacific Northwest

Rockwell Semiconductor Systems US Northwest Office 3600 Pruneridge Avenue

Suite 100

Santa Clara, CA 95051 (408) 249-9696 Phone: (408) 249-7113 Fax:

#### **US Los Angeles**

Rockwell Semiconductor Systems 1000 Business Center Circle Suite 215

Thousand Oaks, CA 91320 Phone: (805) 376-0559 (805) 376-8180 Fax:

#### **US Southwest**

Rockwell Semiconductor Systems 5000 Birch Street Suite 400

Newport Beach, CA 92660 (714) 222-9119 Phone: (714) 222-0620 Fax:

## **US North Central**

Rockwell Semiconductor Systems Two Pierce Place Chancellory Park Suite 810 Itasca, IL 60143

Phone: (630) 773-3454 (630) 773-3907 Fax:

## **US South Central**

Rockwell Semiconductor Systems 2001 North Collins Blvd Suite 103 Richardson, TX 75080

(972) 479-9310 Phone: (972) 479-9317 Fax:

#### **US Northeast**

Rockwell Semiconductor Systems 239 Littleton Road

Suite 4A

Westford, MA 01886 (508) 692-7660 Phone: (508) 692-8185 Fax:

## **US Southeast**

Rockwell Semiconductor Systems 3500 Parkway Lane, Suite 415 Norcross, GA 30092

(770) 246-8283 Phone: Fax: (770) 246-0018

## US Florida/South America

Rockwell Semiconductor Systems One Prestige Place 2600 McCormick Drive Suite 350 Hearwater, FL 33759

(813) 799-8406 Phone: (813) 799-8306 Fax:

#### **US Mid-Atlantic**

Rockwell Semiconductor Systems Princeton Pike Corporate Center 993 Lenox Drive, Suite 200 Lawrenceville, NJ 08648 (609) 219-7462 Phone: (609) 895-2666 Fax:

#### **EUROPE**

#### European Headquarters

Rockwell Semiconductor Systems S.A.S. Les Taissounieres B1 1680 Route des Dolines RP 283 06905 Sophia Antipolis Cedex

France (33) 4 93 00 33 35 Phone:

(33) 4 93 00 33 03 Fax:

#### Europe Central

Rockwell Int'l GmbH. Rockwell Semiconductor Systems Branch Paul-Gerhardt-Allee 50 a 81245 München Germany

(49-89) 829-1320 Phone: (49-89) 834-2734 Fax:

#### Europe Mediterranean

Rockwell Semiconductor Systems c/o Rockwell Automation S.r.l. Via G. Di Vittorio, 1 20017 Mazzo Di Rho (MI)

Italy

(39 2) 93179911 Phone: (39 2) 93179913 Fax

## **Europe North**

Rockwell Semiconductor Systems, Ltd.

Berkshire Court Western Road Bracknell

Berkshire RG12 1RE

England

44 (0) 1344 486444 Phone: 44 (0) 1344 486555

## Europe North (Satellite)

Rockwell Semiconductor Systems Israel, Ltd. (RSSI)

11 Galgaley Haplada Street P.O. Box 12660 Herzlia 46733

feraci

Phone: (972) 9 9524000 (972) 9 9573732 Fax:

## Europe South

Rockwell Semiconductor Systems S.A.S.

Tour GAN Cedex 13 92082 Paris La Défense 2

France

Phone: (33) 1 49 06 39 80 (33) 1 49 06 39 90 Fax:

## APAC

#### **APAC Headquarters**

Rockwell Int'l Manufacturing Ptc Ltd 1 Kim Seng Promenade #09-01 East Tower Great World City Singapore 237994

Phone: (65) 737-7355 (65) 737-9077 Fax:

#### Australia

Rockwell Australia Pty Limited Suite 603, 51 Rawson Street Epping, NSW 2121

Australia

(61-2) 9869 4088 Phone: (61-2) 9869 4077 Fax:

#### China

Rockwell Semiconductor Systems Worldwide. Shanghai Representative Office

LT Square Building, Suite 3002 500 Chengdu North Road Shanghai 200003 P.R.C. Phone: 86-21-6361-2515 86-21-6361-2516 Fax:

#### Hong Kong

Rockwell Int'l (Asia Pacific) Ltd. 13th Floor, Suites 8-10. Harbour Centre 25 Harbour Road Wanchai. Hong Kong

Phone: (852) 2 827-0181 Fax: (852) 2 827-6488

#### India

Rockwell Int'l Overseas Corporation Regional Office - South Asia Capital Trust House 47 Community Centre Friends Colony New Delhi - 110 065

India

Phone: (91-11) 692-4780 (91-11) 692-4712 Fax:

## Korea

Rockwell Collins Int'l, Inc. Room No. 1508 Korea Textile Centre Building 944-31. Daechi-3dong Kangnam P.O. Box 2037 Kangnam-ku Scoul

Korca Phone:

(82-2) 565-2880 (82-2) 565-1440 Fax:

## **TAIWAN**

## Taiwan Headquarters

Rockwell Int'l Taiwan Company, Ltd. Room 2808 International Trade Bldg. 333, Keelung Road, Section I Taipei, Taiwan

10548 ROC Phone:

(886-2) 2-720-0282 (886-2) 2-757-6760 Fax:

## **JAPAN**

## Japan Headquarters

Rockwell Int'l Japan Co., Ltd Shimomoto Bldg 1-46-3 Hatsudai, Shibuya-ku Tokyo, 151 Japan

(81-3) 5371 1520 Phone: (81-3) 5371 1501 Fax: