











CABINET I/O









The output signals (pin55) $\overline{\text{HBLK}}$ (15.6KHz) and (pin56) $\overline{\text{VSYNC}}$ (59.2 Hz) of the SetaX1-001, were simulated with the signal generator and an inverter. These were connected to the input pins of the SetaX01-003 (pin 19 – 20), respectively.

No logic signals are observed on the output pins (22–23) $\text{HBLK} - \text{SYNC}$, applying Jotego's instructions, given in this issue.

It is concluded with Jotego that the Chip SetaX1-001 is broken.





JOTEGO

Sheet: /colmix/
File: colmix.kicad_sch

Title: **EXTERMINATION**

Size: A3
Date: 29/08/2022

Rev: José Tejada G.
Id: 4/10



JOTEGO

Sheet: /watchdog/
File: watchdog.kicad_sch

Title: EXTERMINATION


Size: A3

Date: 29/08/2022


KiCad E.D.A. 8.0.5

Rev: José Tejada G.

Id: 6/10



Rev: José Tejada G.
Id: 8/10



JOTEGO

Sheet: /gfx/gfx_ram/

File: gfx_ram.kicad_sch

Title: EXTERMINATION

Size: A4

Date: 29/08/2022

KiCad E.D.A. 8.0.5

Rev: José Tejada G.

Id: 9/10

