

SN74AUP1T97 Single-Supply Voltage-level Translator With Nine Configurable Gate Logic Functions

1 Features

- Available in the Texas Instruments NanoStar™ **Packages**
- Single-Supply Voltage Translator
- 1.8 V to 3.3 V (at $V_{CC} = 3.3 \text{ V}$)
- $2.5 \text{ V to } 3.3 \text{ V (at V}_{CC} = 3.3 \text{ V)}$
- 1.8 V to 2.5 V (at $V_{CC} = 2.5 \text{ V}$)
- 3.3 V to 2.5 V (at $V_{CC} = 2.5 \text{ V}$)
- Nine Configurable Gate Logic Functions
- Schmitt-Trigger Inputs Reject Input Noise and Provide Better Output Signal Integrity
- I_{off} Supports Partial-Power-Down Mode With Low Leakage Current (0.5 µA)
- Very Low Static and Dynamic Power Consumption
- Pb-Free Packages Available: SON (DRY or DSF), SOT-23 (DBV), SC-70 (DCK), and NanoStar **WCSP**
- Latch-Up Performance Exceeds 100 mA Per JESD
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Related Devices: SN74AUP1T98, SN74AUP1T57, and SN74AUP1T58

2 Description

AUP technology is the industry's lowest-power logic technology designed for use in battery-operated or battery backed-up equipment. The SN74AUP1T97 is designed for logic-level translation applications with input switching levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or $2.5-V V_{CC}$ supply.

The wide V_{CC} range of 2.3 V to 3.6 V allows the possibility of battery voltage drop during system operation and ensures normal operation between this range.

Schmitt-trigger inputs (ΔV_T = 210 mV between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition.

The SN74AUP1T97 can be easily configured to perform a required gate function by connecting A, B, and C inputs to V_{CC} or ground (see Function Selection table). Up to nine commonly used logic gate functions can be performed.

I_{off} is a feature that allows for powered-down conditions ($V_{CC} = 0 V$) and is important in portable and mobile applications. When $V_{CC} = 0 \text{ V}$, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs of the device. No damage occurs to the device under these conditions.


The SN74AUP1T97 is designed with optimized current-drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

NanoStar package technology is major breakthrough in IC packaging concepts, using the die as the package.

Device Information

-		••			
PART NUMBER PACKAGE ⁽¹⁾ BODY SIZE (NOI					
SN74AUP1T97DBV	SOT-23 (6)	2.9mm x 1.6mm			
SN74AUP1T97DCK	SC70 (6)	2.0mm x 1.25mm			
SN74AUP1T97DRY	SON (6)	1.45mm x 1.0mm			
SN74AUP1T97DSF	SON (6)	1.0mm x 1.0mm			
SN74AUP1T97YFP	DSBGA (6)	1.0mm x 1.4mm			
SN74AUP1T97YZP	DSBGA (6)	1.75mm x 1.25mm			

For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (Positive Logic)



Table of Contents

1 Features	1	5.12 Switching Characteristics	<mark>7</mark>
2 Description	1	5.13 Operating Characteristics	<mark>7</mark>
3 Revision History		5.14 Typical Characteristics	
4 Pin Configuration and Functions	3	6 Parameter Measurement Information	9
5 Specifications	4	7 Detailed Description	10
5.1 Absolute Maximum Ratings	4	7.1 Functional Block Diagram	10
5.2 ESD Ratings	4	7.2 Feature Description	
5.3 Recommended Operating Conditions		7.3 Device Functional Modes	11
5.4 Thermal Information		8 Device and Documentation Support	13
5.5 Thermal Information	<mark>5</mark>	8.1 Documentation Support	
5.6 Electrical Characteristics	<mark>5</mark>	8.2 Receiving Notification of Documentation Updates	
5.7 Switching Characteristics		8.3 Support Resources	13
5.8 Switching Characteristics	<mark>6</mark>	8.4 Trademarks	13
5.9 Switching Characteristics		8.5 Glossary	13
5.10 Switching Characteristics	7	9 Mechanical, Packaging, and Orderable Information	n 13
5.11 Switching Characteristics		2 3	
-			

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (May 2010) to Revision J (September 2020)

Page

- Updated the numbering format for tables, figures, and cross-references throughout the document......1



4 Pin Configuration and Functions




Figure 4-1. DBV OR DCK Package 6-Pin SOT-23 or SC70 Top View



Figure 4-2. DRY OR DSF Package 6-Pin SON Top View

Figure 4-3. YFP OR YZP Package 6-Pin DSBGA Top View

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIM	I MAX	UNIT
V _{CC}	Supply voltage		-0.5	5 4.6	V
VI	Input voltage ⁽²⁾			5 4.6	V
Vo	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾			5 4.6	V
Vo	Output voltage range in the high or low state ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±20	mA
	Continuous current through V _{CC} or GND			±50	mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

See(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage				V
VI	Input voltage				V
Vo	Output voltage		0	V _{CC}	V
	High-level output current	V _{CC} = 2.3 V		-3.1	mA
Іон		V _{CC} = 3 V		-4	ША
	Low lovel output ourrent	V _{CC} = 2.3 V		3.1	m Λ
I _{OL}	Low-level output current	V _{CC} = 3 V		4	mA
T _A	Operating free-air temperature		-40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

Submit Document Feedback

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.4 Thermal Information

			SN74AUP1T97					
	THERMAL METRIC(1)	DBV (SOT-23)	DCK (SC70)	DRY (SON)	DSF (SON)	UNIT		
		6 PINS	6 PINS	6 PINS	6 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	165	259	340	300	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance					°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance					°C/W		
Ψлт	Junction-to-top characterization parameter					°C/W		
ΨЈВ	Junction-to-board characterization parameter					°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance					°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Thermal Information

		SN7	SN74AUP1T97			
	THERMAL METRIC(1)	YFP (DSBG/	A) YZP (DSBGA)	UNIT		
		6 PINS	6 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	123	123	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance			°C/W		
R _{θJB}	Junction-to-board thermal resistance			°C/W		
ΨЈТ	Junction-to-top characterization parameter			°C/W		
ΨЈВ	Junction-to-board characterization parameter			°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance			°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.6 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	T _A =	: 25°C	T _A = -40 to 85°0	UNIT	
			MIN	TYP MAX	MIN	MAX	
V _{T+}		2.3 V to 2.7 V	0.6	1.1	0.6	1.1	
Positive-going input threshold voltage		3 V to 3.6 V	0.75	1.16	0.75	1.19	V
V _T _		2.3 V to 2.7 V	0.35	0.6	0.35	0.6	
Negative-going input threshold voltage		3 V to 3.6 V	0.5	0.85	0.5	0.85	V
ΔV_{T}		2.3 V to 2.7 V	0.23	0.6	0.1	0.6	
Hysteresis (V _{T+} – V _{T–})		3 V to 3.6 V	0.25	0.56	0.15	0.56	V
	I _{OH} = -20 μA	2.3 V to 3.6 V	V _{CC} - 0.1		V _{CC} - 0.1		
	I _{OH} = -2.3 mA	2.3 V	2.05		1.97		
V _{OH}	I _{OH} = -3.1 mA	2.5 V	1.9		1.85		V
	I _{OH} = -2.7 mA	3 V	2.72		2.67		
	I _{OH} = –4 mA	3 V	2.6		2.55		
V	I _{OL} = 20 μA	2.3 V to 3.6 V		0.1		0.1	V
V _{OL}	I _{OL} = 2.3 mA	2.3 V		0.31		0.33	V

5.6 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS	V _{cc}	T _A = 25°C	T _A = -40°C to 85°C	UNIT
				MIN TYP MAX	MIN MAX	
		I _{OL} = 3.1 mA		0.44	0.45	
		I _{OL} = 2.7 mA	3 V	0.31	0.33	
		I _{OL} = 4 mA	3 V	0.44	0.45	
I _I	All inputs	V _I = 3.6 V or GND	0 V to 3.6 V	0.1	0.5	μΑ
I _{off}		V_I or $V_O = 0$ V to 3.6 V	0 V	0.1	0.5	μA
ΔI_{off}		V _I or V _O = 3.6 V	0 V to 0.2 V	0.2	0.5	μA
I _{CC}		V _I = 3.6 V or GND, I _O = 0	2.3 V to 3.6 V	0.5	0.9	μΑ
۸۱		One input at 0.3 V or 1.1 V, Other inputs at 0 or V _{CC} , I _O = 0	2.3 V to 2.7 V		4	
ΔI _{CC}		One input at 0.45 V or 1.2 V, Other inputs at 0 or V _{CC} , I _O = 0	3 V to 3.6 V		12	μΑ
Ci		V _I = V _{CC} or GND	3.3 V	1.5		pF
Co		V _O = V _{CC} or GND	3.3 V	3		pF

5.7 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V, V_I = 1.8 V ± 0.15 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	T	= 25°C		T _A =	40°C 5°C	UNIT
	(1111 01)	(001701)	1)	MIN	TYP	MAX	MIN	MAX	
	A, B, or C	Υ	5 pF	1.8	2.3	2.9	0.5	6.8	
			10 pF	2.3	2.8	3.4	1	7.9	no
L _{pd}			1	15 pF	2.6	3.1	3.8	1	8.7
			30 pF	3.8	4.4	5.1	1.5	10.8	

5.8 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V, V_{I} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L	T	= 25°C		T _A = -4 to 85		UNIT
	(INFOT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	
	5 pF	1.8	2.3	3.1	0.5	6			
	A, B, or C	A, B, or C	10 pF	2.2	2.8	3.5	1	7.1	
t _{pd}			15 pF	2.6	3.2	5.2	1	7.9	ns
			30 pF	3.7	4.4	5.2	1.5	10	

5.9 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V, V_{I} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 6-1)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	T	= 25°C		T _A = -4 to 85	40°C 5°C	UNIT
			(001701)		MIN	TYP	MAX	MIN	MAX	
		A, B, or C	V	5 pF	2	2.7	3.5	0.5	5.5	no
	t _{pd}		ſ	10 pF	2.4	3.1	3.9	1	6.5	ns

5.9 Switching Characteristics (continued)

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V, V_I = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	T	= 25°C		T _A = -40°C to 85°C		UNIT
	(INFOT)			MIN	TYP	MAX	MIN	MAX	
			15 pF	2.8	3.5	4.3	1	7.4	
			30 pF	4	4.7	5.5	1.5	9.5	

5.10 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, V_I = 1.8 V ± 0.15 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	(: .		= 25°C		T _A = -4 to 85	UNIT	
	(INFOT)	(0011 01)		MIN	TYP	MAX	MIN	MAX	
		Y	5 pF	1.6	2	2.5	0.5	8	
	A, B, or C		10 pF	2	2.4	2.9	1	8.5	no
T _{pd}			15 pF	2.3	2.8	3.3	1	9.1	ns
			30 pF	3.4	3.9	4.4	1.5	9.8	1

5.11 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, V_I = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	T	= 25°C		T _A =	UNIT	
	(IIVF O1)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	
	A, B, or C	Y	5 pF	1.6	1.9	2.4	0.5	5.3	
+ .			10 pF	2	2.3	2.7	1	6.1	ne
^L pd			15 pF	2.3	2.7	3.1	1	6.8	ns
			30 pF	3.4	3.8	4.2	1.5	8.5	

5.12 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, V_I = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	T	= 25°C		T _A =	UNIT		
	(IINFOT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX		
	A, B, or C	Y	5 pF	1.6	2.1	2.7	0.5	4.7		
			10 pF	2	2.4	3	1	5.7	no	
^L pd			ř	15 pF	2.3	2.7	3.3	1	6.2	ns
			30 pF	3.4	3.8	4.4	1.5	7.8		


5.13 Operating Characteristics

 $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
C _{pd}	Power dissipation capacitance	f = 10 MHz	4	5	pF




5.14 Typical Characteristics



6 Parameter Measurement Information



	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _{MI}	V _I /2	V _I /2
V _{MO}	V _{CC} /2	V _{CC} /2



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, slew rate \geq 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 6-1. Load Circuit and Voltage Waveforms



7 Detailed Description

7.1 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.2 Feature Description




Figure 7-2. Possible Voltage-Translation Combinations




Figure 7-3. Switching Thresholds for 1.8-V to 3.3-V Translation

Submit Document Feedback



7.3 Device Functional Modes

Table 7-1 lists the functional modes of the SN74AUP1T97.

Table 7-1. Function Table

	INPUTS	OUTPUT	
С	В	Α	Y
L	L	L	L
L	L	Н	L
L	Н	L	Н
L	Н	Н	Н
Н	L	L	L
Н	L	Н	Н
Н	Н	L	L
Н	Н	Н	Н

7.3.1 Logic Configurations

Table 7-2. Function Selection Table

LOGIC FUNCTION	FIGURE NO.
2-to-1 data selector	7-4
2-input AND gate	7-5
2-input OR gate with one inverted input	7-6
2-input NAND gate with one inverted input	7-6
2-input AND gate with one inverted input	7-7
2-input NOR gate with one inverted input	7-7
2-input OR gate	7-8
Inverter	7-9
Noninverted buffer	7-10




Figure 7-4. 157: 2-to-1 Data Selector/MUX When C is L, Y = B When C is H, Y = A




Figure 7-5. 08: 2-Input AND Gate






Figure 7-6. 14+32/14+00: 2-Input OR/NAND Gate With One Inverted Input




Figure 7-7. 14+08/14+02: 2-Input AND/NOR Gate With One Inverted Input




Figure 7-8. 32: 2-Input OR Gate




Figure 7-9. 04/14: Inverter




Figure 7-10. 17/34: Noninverted Buffer

Submit Document Feedback

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

NanoStar[™] and TI E2E[™] are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

8.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 6-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)				,	(2)	(6)	(3)		(4/3)	
SN74AUP1T97DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT4R	Samples
SN74AUP1T97DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HT4F, HT4R)	Samples
SN74AUP1T97DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(THF, THR)	Samples
SN74AUP1T97DCKRG4	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(THF, THR)	Samples
SN74AUP1T97DRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	TH	Samples
SN74AUP1T97DSFR	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	TH	Samples
SN74AUP1T97YFPR	ACTIVE	DSBGA	YFP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(TH2, THN)	Samples
SN74AUP1T97YZPR	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(TH2, THN)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 6-Sep-2021

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Sep-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1T97DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1T97DBVT	SOT-23	DBV	6	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1T97DCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
SN74AUP1T97DRYR	SON	DRY	6	5000	180.0	8.4	1.25	1.6	0.7	4.0	8.0	Q1
SN74AUP1T97DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
SN74AUP1T97DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
SN74AUP1T97YFPR	DSBGA	YFP	6	3000	178.0	9.2	0.89	1.29	0.62	4.0	8.0	Q1
SN74AUP1T97YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

www.ti.com 9-Sep-2020



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1T97DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
SN74AUP1T97DBVT	SOT-23	DBV	6	250	202.0	201.0	28.0
SN74AUP1T97DCKR	SC70	DCK	6	3000	202.0	201.0	28.0
SN74AUP1T97DRYR	SON	DRY	6	5000	202.0	201.0	28.0
SN74AUP1T97DSFR	SON	DSF	6	5000	202.0	201.0	28.0
SN74AUP1T97DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP1T97YFPR	DSBGA	YFP	6	3000	220.0	220.0	35.0
SN74AUP1T97YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MO-287, variation X2AAF.





NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.





NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).





NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.









NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.





NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated