VLSI Design

EECS 217

Team: Songyuan He, Ang Li, Xingyu Lin

1. Schematic simulation

a. Project design requirements

Final Project EECS217

Instructor: Dr. Kavianpour

Design 256 bits SRAM with the following characteristics:

- 1-The memory cell is based on the 6-transistor CMOS SR flip flop.
- 2- The memory cells are organized as 16 by two bytes rectangular array.
- 3- Row decoder addresses the 16 worldlines, while column decoder addresses each of the 2 bytes columns. Each row wordline is 16 bits (thus 2 bytes), and each column is 1 byte wide.
- 4- Use NAND design for these decoders.
- 5-Input/ouput signals swing between Gnd and Vdd and assume to be ideal steps.
- 6- Delays should be measured from the 50% point of the input waveform of the input, to the 50% of the outputs of either of the two decoders (whichever is slower).
- 7-The memory cell should be sized in such a way that the overall memory achieves the goals: performance, power, and area. Your cell design should first be based on proper operation in both *read* and *write* mode.
- 8- You do not need to include the sense amplifier or the tri-state driver in your design
- 9- Assume row word line load is 100fF and the column bit line load is 20pF. 10- Take only the capacitance of the bit- and wordlines into account. IGNORE the resistance. This will give you optimistic results but simplifies the analysis. You should, however, keep the resistance of the bit- and wordlines into account when you layout your cell. Long wires in polysilicon are not the right way to go. Poly-metal contacts also introduce resistance.

Fig. 1 Design requirements

b. Circuit Design

• Memory Cell Circuit




Fig. 2 Gate level design of Memory Cell




Fig. 3 Memory Cell Circuit

The circuit is shown in **Fig. 3** ,is a single memory cell circuit, whole SRAM include 16*16=256 memory cell




Fig. 4 Memory Cell Circuit Layout

The Fig. 4 shown the layout of one memory cell.




Fig. 5 Memory Cell Circuit Layout DRC Check




Fig. 6 Memory Cell Circuit Layout LVS Check

```
(users/ugrad/songyuh3/simulation/inverter_layout/spectre/layo...
                                                                          ×
File Edit View Help
                                                                  cādence
// Generated for: spectre
// Generated on: Jun 11 20:09:56 2024
// Design library name: finalproject
// Design cell name: inverter_layout
// Design view name: layout
simulator lang=spectre
global 0
include "/ecelib/eceware/cadence/gpdk/gpdk045_v_6_0/gpdk045/../models/spectre
// Library name: finalproject
// Cell name: inverter_layout
// View name: layout
// View type: maskLayout
      ) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n pd=520n \
        nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.00151 \
        scb=0.11734 scc=0.02767 m=(1)
       ) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n pd=520n \
        nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=140.14293 \
        scb=0.09086 scc=0.01667 m=(1)
I1 (
       ) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n pd=520n \
        nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=140.14293 \
        scb=0.09086 scc=0.01667 m=(1)
I3 (
       ) g45p1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n pd=520n \
        nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=208.21940 \
        scb=0.09457 scc=0.02502 m=(1)
I2 (
       ) g45p1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n pd=520n \
        nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=208.21940 \
        scb=0.09457 scc=0.02502 m=(1)
       ) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n pd=520n \
        nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.00151 \
        scb=0.11734 scc=0.02767 m=(1)
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=27 \
    tnom=27 scalem=1.0 scale=1.0 gmin=1e-12 rforce=1 maxnotes=5 maxwarns=5 \
    digits=5 cols=80 pivrel=1e-3 sensfile="../psf/sens.output" \
    checklimitdest=psf
modelParameter info what=models where=rawfile
element info what=inst where=rawfile
outputParameter info what=output where=rawfile
designParamVals info what=parameters where=rawfile
primitives info what=primitives where=rawfile
subckts info what=subckts where=rawfile
saveOptions options save=allpub
                                                                 L1
76
                                                                          C1
```

Fig. 7 Memory Cell Circuit Layout Netlist

• Column Decoder Circuit




Fig. 8 Column Decoder Circuit




Fig. 9 Column Decoder Circuit Layout




Fig. 10 Column Decoder Circuit Layout DRC Check

Fig. 11 Column Decoder Circuit Layout LVS Check

/users/ugrad/songyuh3/simulation/column_decoder_mini/spect —		×
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>H</u> elp	cāde	nce
include "/ecelib/eceware/cadence/gpdk/gpdk045_v_6_0/gpdk045//m	odels/sp	ect_
// Library name: finalproject // Cell name: column_decoder_mini // View name: layout		ı
<pre>// View type: maskLayout I17 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n</pre>		,
<pre>I16 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226. scb=0.11734 scc=0.02767 m=(1)</pre>		\
I15 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226. scb=0.11734 scc=0.02767 m=(1)		\
I14 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226. scb=0.11734 scc=0.02767 m=(1)		\
113 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226. scb=0.11734 scc=0.02767 m=(1)		\
I12 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226. scb=0.11734 scc=0.02767 m=(1)		\
I11 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.		\
scb=0.11734 scc=0.02767 m=(1) I10 () g45n1svt w=(120n) l=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.		\
scb=0.11734 scc=0.02767 m=(1) I9 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.		١
scb=0.11734 scc=0.02767 m=(1) I8 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.		۱ 🔳
scb=0.11734 scc=0.02767 m=(1) I7 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.		\
scb=0.11734 scc=0.02767 m=(1) I6 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.		\
scb=0.11734 scc=0.02767 m=(1) I5 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.		\
scb=0.11734 scc=0.02767 m=(1) I4 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.		\
scb=0.11734 scc=0.02767 m=(1) I3 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.		\
scb=0.11734 scc=0.02767 m=(1) IO () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.		\
scb=0.11734 scc=0.02767 m=(1) I1 () g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=226.		\
scb=0.11734 scc=0.02767 m=(1) I2 () g45p1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f ps=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n sca=208.		\
<pre>scb=0.09457 scc=0.02502 m=(1) simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 tnom=27 scalem=1.0 scale=1.0 gmin=1e-12 rforce=1 maxnotes=5 digits=5 cols=80 pivrel=1e-3 sensfile="/psf/sens.output" \</pre>	maxwarns	
checklimitdest=psf modelParameter info what=models where=rawfile		
element info what=inst where=rawfile		⊽
83	L1	C1

Fig. 12 Column Decoder Circuit Layout Netlist

• Row Decoder Circuit




Fig. 13 Row Decoder Circuit




Fig. 14 Row Decoder Circuit Layout




Fig. 15 Row Decoder Circuit Layout DRC Check




Fig. 16 Row Decoder Circuit Layout LVS Check

```
×
(users/ugrad/songyuh3/simulation/row_decoder/spectre/schematic/netlist...
File Edit View Help
                                                                           cādence
// View name: schematic
subckt sub1 nor1 nor2 nor3 nor4 out
    NM3 (out nor3 0 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM2 (out nor4 0 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM1 (out nor2 0 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NMO (out nor1 0 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    PM3 (net2 nor1 vdda! vdda!) g45p1svt w=(120n) 1=45n nf=1 as=16.8f \
        ad=16.8f ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n \
        sd=160n sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    PM2 (net3 nor2 net2 vdda!) g45p1svt w=(120n) 1=45n nf=1 as=16.8f \
        ad=16.8f ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n \
        sd=160n sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    PM1 (net4 nor3 net3 vdda!) g45p1svt w=(120n) 1=45n nf=1 as=16.8f \
        ad=16.8f ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n \
        sd=160n sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    PMO (out nor4 net4 vdda!) g45p1svt w=(120n) 1=45n nf=1 as=16.8f \
        ad=16.8f ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n \
        sd=160n sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
// End of subcircuit definition.
// Library name: finalproject
// Cell name: inverter
// View name: schematic
subckt inverter _net1 _net0
    M1 (_net0 _net1 0 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    PMO (_net0 _net1 vdda! vdda!) g45p1svt w=(120n) 1=45n nf=1 as=16.8f \
        ad=16.8f ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n \
        sd=160n sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
ends inverter
// End of subcircuit definition.
// Library name: finalproject
// Cell name: row_decoder
// View name: schematic
I15 (net8 net6 net3 net5 w15) sub1
I14 (net8 net6 net3 a3 w14) _sub1
I13 (net8 net6 a2 net5 w13) _sub1
I12 (net8 net6 a2 a3 w12) _sub1
I11 (net8 a1 net3 net5 w11) _sub1
I10 (net8 a1 net3 a3 w10) sub1
I9 (net8 a1 a2 net5 w9) _sub1
I8 (net8 a1 a2 a3 w8) _sub1
I7 (a0 net6 net3 net5 w7) _sub1
I6 (a0 net6 net3 a3 w6) _sub1
I5 (a0 net6 a2 net5 w5) _sub1
I4 (a0 net6 a2 a3 w4) sub1
I3 (a0 a1 net3 net5 w3) _sub1
I2 (a0 a1 net3 a3 w2) _sub1
I1 (a0 a1 a2 net5 w1) _sub1
IO (aO a1 a2 a3 wO) _sub1
I19 (a3 net5) inverter
I18 (a2 net3) inverter
I17 (a1 net6) inverter
I16 (a0 net8) inverter
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=27 \
92
                                                                          L12
```

Fig. 17 Row Decoder Circuit Layout Netlist

c. Finished Circuit




Fig. 18 Finished circuit




Fig. 19 Finished circuit Layout




Fig. 20 Finished circuit Layout DRC Check




Fig. 21 Finished circuit Layout LVS Check

```
(users/ugrad/songyuh3/simulation/final/spectre/schematic/netl...
                                                                          X
File Edit View Help
                                                                  cādence
// Design view name: schematic
simulator lang=spectre
global 0 vdda!
include "/ecelib/eceware/cadence/gpdk/gpdk045_v_6_0/gpdk045/../models/spect
// Library name: finalproject
// Cell name: SRAMcell
// View name: schematic
subckt SRAMcell BL BLbar WL
    NM3 (BLbar WL net2 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM2 (BL WL net1 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM1 (net1 net2 0 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NMO (net2 net1 0 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    PM1 (net1 net2 vdda! vdda!) g45p1svt w=(120n) 1=45n nf=1 as=16.8f \
        ad=16.8f ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n \
        sd=160n sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    PMO (net2 net1 vdda! vdda!) g45p1svt w=(120n) 1=45n nf=1 as=16.8f \
        ad=16.8f ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n \
        sd=160n sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
ends SRAMcell
// End of subcircuit definition.
// Library name: finalproject
// Cell name: 16x16
// View name: schematic
subckt finalproject_16x16_schematic bl0 bl1 bl10 bl11 bl12 bl13 bl14 bl15
        b12 b13 b14 b15 b16 b17 b18 b19 b1bar0 b1bar1 b1bar10 b1bar11 \
        blbar12 blbar13 blbar15 blbar2 blbar214 blbar3 blbar4 blbar5 \
        blbar6 blbar7 blbar8 blbar9 w0 w1 w10 w11 w12 w13 w14 w15 w2 w3 w4
        w5 w6 w7 w8 w9
    I495 (bl0 blbar0 w8) SRAMcell
    I494 (bl0 blbar0 w12) SRAMcell
    I493 (bl0 blbar0 w14) SRAMcell
    I492 (bl0 blbar0 w15) SRAMcell
    I491 (bl8 blbar8 w15) SRAMcell
    I490 (bl12 blbar12 w15) SRAMcell
    I489 (bl15 blbar15 w15) SRAMcell
    I488 (bl14 blbar214 w15) SRAMcell
    I487 (bl13 blbar13 w15) SRAMcell
    I486 (bl11 blbar11 w15) SRAMcell
    I485 (bl10 blbar10 w15) SRAMcell
    I484 (b19 blbar9 w15) SRAMcell
    I483 (bl4 blbar4 w15) SRAMcell
    I482 (b17 blbar7 w15) SRAMcell
    I481 (bl6 blbar6 w15) SRAMcell
    I480 (b15 blbar5 w15) SRAMcell
    I479 (bl3 blbar3 w15) SRAMcell
                                                                 L1
                                                                          C1
99
```

/users/ugrad/songyuh3/simulation/final/spectre/schematic/netl... × File Edit View Help cādence I368 (bl1 blbar1 w8) SRAMcell I367 (b10 blbar0 w4) SRAMcell I366 (bl0 blbar0 w6) SRAMcell I365 (bl0 blbar0 w7) SRAMcell I364 (b18 blbar8 w7) SRAMcell I363 (bl12 blbar12 w7) SRAMcell I362 (bl15 blbar15 w7) SRAMcell I361 (bl14 blbar214 w7) SRAMcell I360 (bl13 blbar13 w7) SRAMcell I359 (bl11 blbar11 w7) SRAMcell I358 (bl10 blbar10 w7) SRAMcell I357 (b19 blbar9 w7) SRAMcell I356 (bl4 blbar4 w7) SRAMcell I355 (b17 blbar7 w7) SRAMcell I354 (b16 blbar6 w7) SRAMcell I353 (b15 blbar5 w7) SRAMcell I352 (bl3 blbar3 w7) SRAMcell I351 (bl2 blbar2 w7) SRAMcell I350 (bl1 blbar1 w7) SRAMcell I349 (b18 b1bar8 w6) SRAMcel1 I348 (bl12 blbar12 w6) SRAMcell I347 (bl15 blbar15 w6) SRAMcell I346 (bl14 blbar214 w6) SRAMcell I345 (bl13 blbar13 w6) SRAMcell I344 (bl11 blbar11 w6) SRAMcell I343 (bl10 blbar10 w6) SRAMcell I342 (b19 blbar9 w6) SRAMcell I341 (bl4 blbar4 w6) SRAMcell I340 (b17 blbar7 w6) SRAMcell I339 (b16 blbar6 w6) SRAMcell I338 (b15 blbar5 w6) SRAMcell I337 (b13 b1bar3 w6) SRAMcel1 I336 (bl2 blbar2 w6) SRAMcell I335 (bl1 blbar1 w6) SRAMcell I334 (b10 blbar0 w5) SRAMcel1 I333 (b18 blbar8 w5) SRAMcell I332 (b112 blbar12 w5) SRAMcell I331 (bl15 blbar15 w5) SRAMcell I330 (bl14 blbar214 w5) SRAMcell I329 (bl13 blbar13 w5) SRAMcell I328 (bl11 blbar11 w5) SRAMcell I327 (bl10 blbar10 w5) SRAMcell I326 (b19 blbar9 w5) SRAMcell I325 (b14 blbar4 w5) SRAMcel1 I324 (b17 blbar7 w5) SRAMcel1 I323 (b16 blbar6 w5) SRAMcell I322 (b15 blbar5 w5) SRAMcel1 I321 (bl3 blbar3 w5) SRAMcell I320 (bl2 blbar2 w5) SRAMcell I319 (bl1 blbar1 w5) SRAMcell I318 (bl8 blbar8 w4) SRAMcell I317 (bl12 blbar12 w4) SRAMcell I316 (bl15 blbar15 w4) SRAMcell I315 (bl14 blbar214 w4) SRAMcell I314 (bl13 blbar13 w4) SRAMcell L1 C1 99

```
(users/ugrad/songyuh3/simulation/final/spectre/schematic/netl...
                                                                          ×
File Edit View Help
                                                                  cādence
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM14 (i14 net6 o6 0) g45n1svt w=(120n) l=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM13 (i13 net6 o5 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM12 (i12 net6 o4 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM11 (i11 net6 o3 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM10 (i10 net6 o2 0) g45n1svt w=(120n) l=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM9 (i9 net6 o1 0) g45n1svt w=(120n) l=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM7 (i7 _net2 o7 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM6 (i6 _net2 o6 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM5 (i5 _net2 o5 0) g45n1svt w=(120n) l=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM4 (i4 _net2 o4 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM3 (i3 _net2 o3 0) g45n1svt w=(120n) l=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM2 (i2 _net2 o2 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM1 (i1 _net2 o1 0) g45n1svt w=(120n) l=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NM8 (i8 net6 o0 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    NMO (i0 _net2 o0 0) g45n1svt w=(120n) l=45n nf=1 as=16.8f ad=16.8f \
        ps=520n pd=520n nrd=1.16667 nrs=1.16667 sa=140n sb=140n sd=160n \
        sca=226.00151 scb=0.11734 scc=0.02767 m=(1)
    I2 (_net2 net6) inverter
ends column decoder mini
// End of subcircuit definition.
// Library name: finalproject
// Cell name: 4-nor
// View name: schematic
subckt _sub2 nor1 nor2 nor3 nor4 out
    NM3 (out nor3 0 0) g45n1svt w=(120n) 1=45n nf=1 as=16.8f ad=16.8f \
99
                                                                L1
                                                                          C1
```

Fig. 22 Finished circuit Layout Netlist

d. Floor Plan of SRAM and dimension of each block

• SRAM dimension




Fig. 23 Finished Circuit Layout Dimension

• Memory cell block dimension




Fig. 24 Each memory cell dimension




Fig. 25 16*16 memory cell block dimension

• Row decoder block dimension




Fig. 26 Row decoder block dimension

Column decoder block dimension




Fig. 27 Column decoder block dimension

2. Simulation result



Fig. 28 Working waveform (1->0)




Fig. 29 Working waveform (0->1)

3. Extracted Simulation

a. Extracted simulation result






Fig. 30 Extracted Simulation result

4. Design Strategy and Description

a. Goals

Memory Cell Design

• 6-Transistor CMOS SR Flip Flop: The memory cell design is based on a 6-transistor (6T) CMOS static RAM (SRAM) flip-flop. This configuration provides a good balance of stability, speed, and power consumption.

Memory Organization

• Array Structure: The memory cells are organized in a 16x2 bytes (or 16 rows x 16 columns) rectangular array. This structure provides 256 bits of storage.

Address Decoding

- **Row Decoder**: The row decoder addresses the 16 wordlines, each corresponding to a row in the memory array.
- **Column Decoder**: The column decoder addresses the 16 columns, each column being 1 bit wide.

Memory Cell Sizing

 Performance, Power, Area Optimization: The memory cell should be optimized for performance, power consumption, and area. It must operate correctly in both read and write modes.

b. Description and Calculations

Read / Write time

The read and write time are measured in **Fig. 30.** The write time is approximately 28.879ps, and the read time is approximately 6.4641ps.

Component Area Size

Components	Length / μm	Width / μm	Area / μm²
SRAM Cell	4.375	3.695	16.1656
Row Decoder	67.69	11.965	809.9109
Column Decoder	2.555	10.52	26.8786
16x16 Memory Block	79.69	89.79	7155.3651