

计算机体系结构

周学海 xhzhou@ustc.edu.cn 0551-63606864 中国科学技术大学



Review

· 指令级并行(ILP):流水线的平均CPI

- Pipeline CPI = Ideal Pipeline CPI + Struct Stalls + RAW Stalls+ WAR Stalls + WAW Stalls + Control Stalls +
- 提高指令级并行的方法
 - 软件方法: 指令流调度,循环展开,软件流水线, trace scheduling
 - 硬件方法

・ 软件方法: 指令流调度-循环展开

- 指令调度, 必须保证程序运行的结果不变
- 寄存器的重命名
- 循环步长的调整
- 偏移量的修改
- 保证存储器访问无冲突



第5章 指令级并行

5.1 指令级并行的基本概念及静态指令流调度

ILP及挑战性问题 软件方法挖掘指令集并行

5.2硬件方法挖掘指令级并行

- 5.2-1 指令流动态调度方法之一: Scoreboard
- 5.2-2 指令流动态调度方法之二: Tomasulo
- 5.3 分支预测方法
- 5.4 基于硬件的推测执行
- 5.5 存储器访问冲突消解及多发射技术
- 5.6 多线程技术



5.2-1 指令流动态调度方法: Scoreboard

记分牌 技术要点

示例

2021-4-25 xhzhou@USTC 4



硬件方案: 指令级并行

- · 为什么要使用硬件调度方案?
 - 在编译时无法确定的相关,可以通过硬件调度来优化
 - 编译器简单
 - 代码在不同组织结构的机器上,同样可以有效的运行
- · 基本思想: 允许 stall后的指令继续向前流动

DIVD F0,F2,F4

ADDD F10,F0,F8


SUBD F12,F8,F14

一允许乱序执行(out-of-order execution) => out-of-order completion



硬件方案之一: 记分牌

・记分牌的基本概念示意图



2021-4-25 xhzhou@USTC 6




记分牌技术要点(1/2)

- Out-of-order execution 将ID 段分为:
 - Issue—译码,检测结构相关
 - Read operands—等待到无数据相关时,读操作数
- 起源于1964年Control Data Corporation推出的CDC6600: 顺序发射, 乱序执行, 乱序完成,
 没有采用定向技术,只实现非精确中断
 - Ten Functional Unit
 - Floating ADD, Floating Multiply(2), Floating Divide
 - Fix ADD, Increment (2), Boolean, Shift, Branch
 - Ten Peripheral Processors for Input/Output: a fast time-shared 12-bit integer ALU
 - Load/store结构
- · 集中相关 (冲突) 检查(Scoreboard), 互锁机制 (interlock) 解决相关
 - an arrangement in which the operation of one part or mechanism automatically brings about or prevents the
 operation of another
- · 采用这种技术的微处理器企业
 - MIPS, HP, IBM
 - Sun 公司的UltraSparc
 - DEC Alpha




CDC 6600: Datapath





带有记分牌控制的MIPS



Note: this model could support both single or multi-issue

Exception is that one multiply will be issued per cycle

All depends on bus/trunk structure



记分牌技术要点(2/2)

- Out-of-order completion => WAR, WAW hazards?
- WAR: 一般解决方案 (在不采用寄存器重命名的情况下)
 - 对操作排队
 - 仅在读操作数阶段读寄存器
- · WAW: 检测到相关后,停止发射前一条指令,直到前一条指令完成
- · 提高效率的前提: 需要有多条指令进入执行阶段=>必须有 多个执行部件或执行部件是流水化的
- · 记分牌保存相关操作和状态
- ・ 指令执行过程: IF, ISSUE, RO, EX, WR



记分牌控制的四阶段(1/2)

· 1.Issue—指令译码,检测结构相关

如果当前指令所使用的功能部件空闲,并且没有其他活动的指令使用相同的目的寄存器 (WAW),记分牌发射该指令到功能部件,并更新记分牌内部数据,如果有结构相关或WAW相关,则该指令的发射暂停,并且也不发射后继指令,直到相关解除。

· 2. Read operands—没有数据相关时,读操作数

- 如果先前已发射的正在运行的指令不对当前指令的源操作数寄存器进行写操作,或者一个正在工作的功能部件已经完成了对该寄存器的写操作,则该操作数有效。操作数有效时,记分牌控制功能部件读操作数,准备执行。
- 记分牌在这一步动态地解决了RAW相关,指令可能会乱序执行。



记分牌控制的四阶段(2/2)

- · 3.Execution—取到操作数后执行 (EX)
 - 接收到操作数后,功能部件开始执行.当计算出结果后, 它通知记分牌,可以结束该条指令的执行.
- 4.Write result—finish execution (WR)
 - 一旦记分牌得到功能部件执行完毕的信息后,记分牌<mark>检测</mark> WAR相关,如果没有WAR相关,就写结果,如果有WAR 相关,则暂停该条指令。
 - Example:

DIVD F0,F2,F4

ADDD F10,F0,F8

SUBD F8,F8,F14

CDC 6600 scoreboard 将暂停 SUBD 直到ADDD 读取操作数后,才进入WR段处理。



记分牌的结构

- 1.Instruction status—记录正在执行的各条指令的状态步
- 2.Functional unit status—记录功能部件(FU)的状态。用9个域记录每个功能部件的9个参量:

Busy—指示该部件是否空闲

Op—该部件所完成的操作

Fi—其目的寄存器编号

Fj, Fk—源寄存器编号

Qj, Qk—产生源操作数Fj, Fk的功能部件

Rj, Rk—标识源操作数Fj, Fk是否就绪的标志

3.Register result status—如果存在功能部件对某一寄存器进行写操作, 在寄存器结果状态表中记录该功能部件。如果没有指令对该寄存器进行 写操作,则该域为Blank

 寄存器索引
 F0
 F2
 F4
 F6

 部件编号
 Image: Control of the property of th



记分牌流水线控制

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not Result(D)	Busy(FU)← yes; Op(FU)← op; Fi(FU)← `D'; Fj(FU)← `S1'; Fk(FU)← `S2'; Qj← Result('S1'); Qk← Result(`S2'); Rj← not Qj; Rk← not Qk; Result('D')← FU;
Read operands	Rj and Rk	Rj← No; Rk← No
Execution complete	Functional unit done	
Write result	∀f((Fj(f)≠Fi(FU) or Rj(f)=No) & (Fk(f) ≠Fi(FU) or Rk(f)=No))	∀f(if Qj(f)=FU then Rj(f)← Yes); ∀f(if Qk(f)=FU then Rk(f)← Yes); Result(Fi(FU))← 0; Busy(FU)← No

Result(): 寄存器结果状态表, FU: 功能部件



5.2-1 指令流动态调度方法: Scoreboard

记分牌 技术要点

示例


2021-4-25 xhzhou@USTC 15




Scoreboard Example

Instruction Instruction LD F6 LD F2 MULTD F0		usk R2 R3 F4	Issue	Read operan		iWrite <u>tResult</u>		1、5介 2、Loa M	ad - 1′ ulti - 10)个Cycle 个Cycle	
SUBD F8	F6	F2									
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Functional	unit	status	<u> </u>		dest	<i>S1</i>	<i>S2</i>	FU for	FU for	kFj?	Fk?
Time	Name)	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Inte	ger	No								
	Mult	1	No								
	Mult	2	No								
	Add		No								
	Divi	de	No								
Register re	sult	status	<u> </u>								
Clock			F0	F2	F4	F6	F8	<i>F10</i>	F12		F30
		FU									






Functional unit status:



Register result status:



2021-4-25 xhzhou@USTC 17



SI

S2

Fk

R2

FU

FU

Qk


Fj?

Rj

Fk?

Rk

Yes



Functional unit status:

			CLCSL	~ -
Time Name	Busy	Op	Fi	Fj
Integer	Yes	Load	F6	
Mult1	No			
Mult2	No			
Add	No			
Divide	No			

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU Integer

dest

· Issue 2nd LD?



```
Instruction status:
                                        Exec
                                              Write
                                 Read
                                       Comp Result
   Instruction
                       k
                          Issue Oper
                 34+ R2
   LD
            F6
                                          3
            F2
                 45+ R3
   LD
   MULTD
            \mathbf{F0}
                 F2
                      F4
   SUBD
            F8
   DIVD
            F10
                      F6
                 F0
   ADDD
            F6
                 F8
                      F2
```

Functional unit status:

Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Integer	Yes	Load	F6		R2				No
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

S1 S2 FU FU

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU Integer


dest

Issue MULT?



Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Com) Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3				
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status:



Register result status:





Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5			
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status:

	<i>.</i>		CCSI	$\mathcal{O}_{\mathbf{I}}$	52	1 0	1 0	IJ.	ı ıv.	
Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	Yes	Load	F2		R3				Yes	
Mult1	No									
Mult2	No									
Add	No									
Divide	No									

SI


S2

FU FU

Fi?

Fk?

Register result status:




dest



Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6		
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status:



Register result status:

Clock	$_F0$	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	<i>F10</i>	<i>F12</i>	•••	F30
6	FU Mult1	Integer							



Inst	ruction	stai	tus:			Read	Exec	Write
I	nstruction	1	j	k	Issue	Oper	Comp	Result
I	.D	F6	34+	R2	1	2	3	4
I	D	F2	45+	R3	5	6	7	
M	IULTD	F0	F2	F4	6			
S	SUBD	F8	F6	F2	7			
Γ	OIVD	F10	F0	F6				
A	ADDD	F6	F8	F2				

Functional unit status:	,		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R3				No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	110								
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
Divido	No								

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU Mult1 Integer Add

Read multiply operands?



Scoreboard Example: Cycle 8a (First half of clock cycle)

Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:

i wiii simius.			ucsi	$\mathcal{O}I$	02	I C	I	IJ:	I IV:	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	_
Integer	Yes	Load	F2		R3				No	
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes	
Mult2	No									
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No	
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

FII

FII

Fi2

Fk2

51

Register result status:

Clock	_	F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
8	FU	Mult1	Integer			Add	Divide			

dost

Issue DIVD



Scoreboard Example: Cycle 8b (Second half of clock cycle)

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			

Functional unit status:			dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

F6

F8

F2

ADDD

Clock F0F2*F4 F6* F8 F10 F12 *F30* 8 FUMult1 Divide Add

2nd LD 写结果,并通知相关指令结果可用,释放IU部件



- 1					4
	ngtv	117'T1.	α	CTA	T11C
	nstr	ucuv	OII	siu	uus.

Instruction	j	k	
LD	F6	34+	R2
LD	F2	45+	R 3
MULTD	F0	F2	F4
SUBD	F8	F6	F2
DIVD	F10	F0	F6
ADDD	F6	F8	F2

	Read	Exec	Write
Ingua	Onon	Comp	Dogul

Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9		
8			

dost

C1

Functional unit status:



Time Name
Integer

10 Mult1 Mult2

> 2 Add Divide

.			uesi	$\mathcal{O}I$	52	I'U	I'U	I'J'	I'K!
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			Yes	Yes
	No								
	Yes	Sub	F8	F6	F2			Yes	Yes
	Yes	Div	F10	F0	F6	Mult1		No	Yes

52

FII

FII

Fi2

Fb2

Register result status:

Clock 9

FU

 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 Mult1
 Add Divide

· Read operands for MULT & SUB? Issue ADDD?



C1

7		4		<i>y</i> •		1	1
	nc	'TV'		tion	n c		tus:
		ul	$\iota \cup \iota$	ıv	ι ι	uu	uus.

Instruction	j	k	
LD	F6	34+	R2
LD	F2	45+	R3
MULTD	F0	F2	F4
SUBD	F8	F6	F2
DIVD	F10	F0	F6
ADDD	F6	F8	F2

Read	Exec	Write
кеаа	Ехес	vvrile

			, ,
Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9		
8			

Functional unit status:

ime	Name
	Integer
9	Mult1
	Mult2
1	Add
	Divide

٠.			aest	$\mathcal{S}I$	32	FU	FU	FJ?	FK?	
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	No									
	Yes	Mult	F0	F2	F4			No	No	
	No									
	Yes	Sub	F8	F6	F2			No	No	
	Yes	Div	F10	F0	F6	Mult1		No	Yes	

 C_{2}

 $\mathbf{L}\mathbf{I}\mathbf{I}\mathbf{I}$

 $\mathbf{L}\mathbf{I}\mathbf{I}$

 Γ :2

L1-2

Register result status:

Clock 10

FU

 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 Mult1
 Add Divide



7		, , , ,	•	1 1	
	'11 C1	マンノンナン	αn	status	٠.
	IUSU	<i>i u</i> cii	OII	siuius	•

Instructio	j	k	
LD	F6	34+	R2
LD	F2	45+	R3
MULTD	F0	F2	F4
SUBD	F8	F6	F2
DIVD	F10	F0	F6
ADDD	F6	F8	F2

	Read	Exec	Wri	te
_	_		_	_

Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9	11	
8			

Functional unit status:

Time	Name
	Integer
8	Mult1
	Mult2
0	Add
	Divide

S .			aest	SI	<i>S2</i>	FU	FU	FJ!	FK!	
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	No									
	Yes	Mult	F0	F2	F4			No	No	
	No									
	Yes	Sub	F8	F6	F2			No	No	
	Yes	Div	F10	FO	F6	Mult1		No	Yes	

Register result status:

Clock

F0	<i>F2</i>	<i>F4</i>	

• • •	<i>F30</i>

F6



Instruction status:					Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:

unu siains.			uesi	$\mathcal{O}I$	52	I'U	$I^{\prime}U$	IJ:	I'K!
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
7 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	No								
Divide	Yes	Div	F10	$\mathbf{F0}$	F6	Mult1		No	Yes

C1

 S^2

FII

FII

Fi2

 Fl_2

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 12 FU Mult1 Divide

dost

Read operands for DIVD?



Instruction	n sta	tus:		Read	Exec	Write	
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13			

Functional unit status:

i unii siaius.			uesi	$\mathcal{O}I$	02	$I \cdot U$	I^*U	IJ.	I'N'	
Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk	_
Integer	No									
6 Mult1	Yes	Mult	F0	F2	F4			No	No	
Mult2	No									
Add	Yes	Add	F6	F8	F2			Yes	Yes	
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

S2

FII

FII

Fi2

Fk2

51

Register result status:

Clock	$_F0$	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10 F12	•••	F30
13	FU Mult1			Add		Divide		

dest

2021-4-25 xhzhou@USTC 30



nstruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

7	• ,	
Hunctional	111111	ctatuc.
Functional	unu	Siaius.
1 001000000		SUCCES

	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~
Time 1	Vame
]	Integer
5 I	Mult1
I	Mult2
2 4	Add
]	Divide

•	•		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			No	No
	No								
	Yes	Add	F6	F8	F2			Yes	Yes
	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock 14

FU [

F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
Mult1			Add		Divide			



Road Exac Write

Instructi	ion	stat	tus:
-----------	-----	------	------

siruciioi	u siu	ius.			Neau	Exec	vvrile
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

Functional unit status:

Time	Name
	Integer
4	Mult1
	Mult2
1	Add
	Divide

5.			dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			No	No
	No								
	Yes	Add	F6	F8	F2			No	No
	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock 15

 $FU \overline{\text{Mult1}}$

F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
Mult1			Add		Divide			



1	nstruc	tion	stat	tus:

struction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:

l unit status.	dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
3 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
0 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10 F12	•••	<i>F30</i>
16	FU [Mult1			Add		Divide		

33 2021-4-25 xhzhou@USTC




Instructi	on sta	tus:			Read	Exec	Write
Instruc	tion	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4


		J	
LD	F6	34+	R2
LD	F2	45+	R3
MULTD	F0	F2	F4
SUBD	F8	F6	F2
DIVD	F10	F0	F6
ADDD	F6	F8	F2

Issue	Oper	Comp	Resul
1	2	3	4
5	6	7	8
6	9		
7	9	11	12
8			
13	14	16	

WAR Hazard!

Functional unit status:





Register result status:

Clock 17

	F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
FU	Mult1			Add		Divide			

Why not write result of ADD???



Read Exec Write

Instruction sta	atus:		
Instruction	j	k	Issue

Instruction	j	k	<i>Issue</i>	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:

ime	Name
	Integer
1	Mult1
	Mult2
	Add
	Divide

7.	•		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			No	No
	No								
	Yes	Add	F6	F8	F2			No	No
	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock 18

FU

F6 F8 F10 F12 F0F2*F4 F30* Mult1 Divide Add



Instruction	ı sta	tus:		Read	Exec	Write	
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:

i mill sialus.			aesi	$\mathcal{O}I$	02	I	I	IJ:	I IV:
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
0 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	$\mathbf{F0}$	F6	Mult1		No	Yes

S2

FII

FII

Fi2

Fk2

51

Register result status:

Clock	F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10 F12	•••	F30
19	FU Mult1			Add		Divide		

dest

2021-4-25 xhzhou@USTC 36



Instruction	n sta	tus:		Read	Exec	Write	
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:

			0000	~ -	~ -			<i>- j</i> ·	1
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6			Yes	Yes

FU FU Fi?

Fk?

Register result status:

Clock	$_{F0}$	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10 F12	•••	F30
20	FU			Add		Divide		

dest



Instruction	n sta	tus:		Read	Exec	Write	
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	

Functional unit status:

Time

· Steller.			CCSC	~ -	~ -			<i>- j</i> ·		
Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	No									
Mult2	No									
Add	Yes	Add	F6	F8	F2			No	No	
Divide	Yes	Div	F10	$\mathbf{F0}$	F6			Yes	Yes	

Fi?

Fk?

FU - FU

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 **21** FU Add Divide

dest

· WAR Hazard is now gone...



nstruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:

control Steelers.			CICSI	$\mathcal{O}_{\mathbf{I}}$	02	10	1 0	1 <i>j</i> .	I IV.
Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
39 Divide	Yes	Div	F10	F0	F6			No	No

FII FII

Fk?

Register result status:

Clock	F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10 F12	•••	<i>F30</i>
22	FU					Divide		

dest



Continue.....



Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:

with States.	1		CICSI	$\mathcal{O}_{\mathbf{I}}$	02	1 0	10	1 <i>j</i> .	I IV.
Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
0 Divide	Yes	Div	F10	F0	F6			No	No

FII FII

Fk?

dest S1

Register result status:

Clock	F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10 F12	•••	<i>F30</i>
61	FU					Divide		



Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:

				~ =	~ =			- j ·		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	_
Integer	No									
Mult1	No									
Mult2	No									
Add	No									
Divide	No									

S1

S2

FU FU Fi?

Fk?

Register result status:



dest



Review: Scoreboard Example: Cycle 62

Instruction	n sta	tus:		Read	Exec	Write	
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	_13	14	16	22

Functional unit status:

					. –	_	_	.,	
Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

S1

S2

FU

FU Fi?

Fk?

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
62 FU

dest

· In-order issue; out-of-order execute & commit



为什么顺序发射?


- · 顺序发射使我们可以进行程序的数据流分析
 - 我们可以知道某条指令的结果会流向哪些指令
 - 如果我们乱序发射,可能会混淆RAW和WAR相关
- 毎一周期发射多条指令也使用该原则将会正确 地工作
 - 寄存器文件至少需要有2x 个读端口和x个写端口.
 - 当有寄存器重命名时,例如: Tomasulo 还需要
 - 多端口的 "rename table" ,以同时对一组指令所用的寄存器重命名
 - 在单周期内发射到多个RS中



Summary

硬件方法挖掘ILP

- 编译阶段无法确定的相关性,在程序执行时,用硬件方 法判定
- 可以使得程序代码在其他机器上有效地执行
- · 记分牌的主要思想:允许stall后的指令继续
 - 乱序执行(out-of-order execution) => 乱序完成(out-of-order completion)





CDC 6600 Scoreboard

CDC 6600 scoreboard的主要缺陷:

- · 没有定向数据通路
- ・指令窗口较小,仅局限于基本块内的调度
- ・功能部件数较少
- 结构冲突时不能发射
- · WAR相关是通过等待解决的
- · WAW相关时,不会进入Issue阶段



Acknowledgements

- These slides contain material developed and copyright by:
 - John Kubiatowicz (UCB)
 - Krste Asanovic (UCB)
 - John Hennessy (Standford) and David Patterson (UCB)
 - Chenxi Zhang (Tongji)
 - Muhamed Mudawar (KFUPM)
- UCB material derived from course CS152, CS252, CS61C
- KFUPM material derived from course COE501、COE502