
clk
btn[4:0]
swi[15:0]
mergerang0
mergerang1
mergerang2
MPG
comp_err_i
RTL_MUX
sseg_mainz
MainZ
sig_WD_i
RT1_MUX
RegWrite_err_i
RTL_AND
inst_DEC
InstrDecoder
Ex_inst
inst_EX
pluzOp_i
RTL_ADD
sig_BCSrc_i
inst_IF
Fetch
mux_i
inst_MC
MainControl
display
SSD2
an[7:0]
cat[6:0]
led[15:0]