

1. WAP in VHDL to implement AND Gate.

-- library declaration.

library ieee;

-- package declaration

use ieee.std\_logic-1164.all;

-- entity AND\_GATE is

port (A : in std\_logic;

B : in std\_logic;

C : out std\_logic);

end AND\_GATE;

-- ARCHITECTURE DEFINITION

architecture behav of AND\_GATE is

begin

C <= A AND B;

end;

OUTPUT.



2. WAP in VHDL to implement OR Gate.

-- library declaration

library ieee;

-- package declaration

use ieee.std\_logic\_1164.all;

-- entity declaration

entity OR\_GATE is  
port

(  
A : in bit;

B : in bit;

C : out bit;

);

end OR\_GATE;

-- ARCHITECTURE DEFINITION.

architecture dataflow of OR\_GATE is

begin


C <= A OR B;

end dataflow;

Teacher

VIVO Y100A

OUTPUT.



OR GATE



3) WAP in VHDL to implement NOT GATE

-- library declaration

library ieee;

-- package declaration

use ieee.std\_logic\_1164.all;

-- entity NOT-GATE is

port

(

A: in bit;

);

end NOT-GATE;

-- ARCHITECTURE DEFINITION


architecture dataflow of NOT-GATE is

begin

B <= (NOT A);

end dataflow;

OUTPUT



4) WAP in VHDL to implement NAND GATE

-- library declaration

library ieee;

-- package declaration

use ieee.std\_logic\_1164.all

-- entity declaration

entity NAND\_GATE is

port

(

A : in bit;

B : in bit;

C : out bit;

);

end NAND\_GATE;

-- ARCHITECTURE DEFINITION

architecture dataflow of NAND\_GATE is


begin

C <= A NAND B;

end dataflow;

Teacher's Signature \_\_\_\_\_

OUTPUT.



NAND GATE.



5) WAP in VHDL to implement NOR GATE

-- library declaration

library ieee;

-- package declaration

use ieee.std\_logic\_1164.all;

-- entity declaration

entity NOR\_GATE is

port

(

A : in bit;

B : in bit;

C : out bit;

);

end NOR\_GATE;

-- ARCHITECTURE DEFINITION.


architecture dataflow of NOR\_GATE is

begin

C <= A NOR B;

end dataflow;

OUTPUT



6) WAP in VHDL to implement XOR GATE

-- library declaration

library ieee;

-- package declaration

use ieee . std . logic . 1164 . all;

-- entity XOR - GATE is

port

(

A : in bit;

B : in bit;

C : out bit;

);

end XOR - GATE;

-- ARCHITECTURE DEFINITION

architecture dataflow of XOR - GATE is


begin

C <= A XOR B;

end dataflow;

Teacher's Signature \_\_\_\_\_

OUTPUT



7) WAP in VHDL to implement XNOR GATE

-- library declaration

library ieee;

-- package declaration

use ieee.std\_logic\_1164.all;

-- entity XNOR\_GATE is

port

A : in bit;

B : in bit;

C : in bit;

);

end XNOR\_GATE;

-- architecture declaration

architecture dataflow of XNOR\_GATE is


begin

C <= A XNOR B;

end dataflow;



OUTPUT



8) WAP to design a half adder in VHDL.

--library declaration

library IEEE;

--package declaration

use IEEE.std\_logic\_1164.all;

--entity design.

entity half-adder is

port

(

A : in std\_logic;

B : in std\_logic;

S : out std\_logic;

C\_out : out std\_logic;

);

end half-adder;

-- Architecture design.

architecture dataflow of half-adder

begin


S <= A XOR B;

C\_out <= (A AND B);

end dataflow;

Teacher's Signature

OUTPUT



Half Adder

9) WAP in VHDL to design full adder.

-- library declaration

library IEEE;

-- package declaration

use IEEE.STD-LOGIC-1164.ALL;

-- entity declaration

entity full-adder is

port

(

A : in STD-LOGIC;

B : in STD-LOGIC;

Cin : in STD-LOGIC;

S : out STD-LOGIC;

Cout : out STD-LOGIC;

);

end full-adder;

-- Architecture declaration

architecture dataflow of full-adder is


begin

S <= A XOR B XOR Cin;

Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B)

end dataflow;

OUTPUT



Full Adder



10) WAP in VHDL to design half subtractor.

-- library declaration

library IEEE;

-- package declaration

use IEEE.STD-LOGIC-1164.ALL;

-- entity declaration

entity half-sub is

Port

(

Teacher's Signature

```
A: in STD-LOGIC;  
B: in STD-LOGIC;  
D: out STD-LOGIC;  
BR: out STD-LOGIC;  
);  
end half-sub
```

--~~ARE~~ Architecture declaration


architecture dataflow half-sub is  
begin.

$D \leq A \text{ XOR } B;$

$BR \leq (\text{NOT } A) \text{ AND } B;$

end dataflow;

OUTPUT



Half Subtractor

11.) WAP in VHDL to design full subtractor.

```
-- library IEEE;
```

```
use IEEE STD-LOGIC-1164.ALL;
```

```
use IEEE STD-LOGIC-ARITH.ALL;
```

```
use IEEE STD-LOGIC-UNSIGNED.ALL;
```

```
-- entity FULL-SUBTRACTOR is
```

```
port
```

```
(
```

```
A, B, Carry C: in STD-LOGIC;
```

```
DIFFERENCE, BORROW: out STD-LOGIC-VECTOR
```

```
);
```

```
end FULL-SUBTRACTOR;
```

```
architecture dataflow of FULL-SUBTRACTOR is
```

```
begin
```

```
DIFFERENCE (D) <= A XOR B XOR C;
```


```
BORROW (O) <= ((NOT A) AND (B OR C)) OR (B AND C);
```

```
end dataflow;
```

Teacher's Signature \_\_\_\_\_



OUTPUT




Full Subtractor



12) WAP in VHDL to design 2X1 Mux

```
library ieee;  
use ieee.std_logic_1164.all;  
entity mux_2to1 is  
    port (  
        a, b : in std_logic;  
        s : in std_logic;  
        z : out std_logic;  
    );  
end mux_2to1;  
architecture behave of mux_2to1 is  
    begin  
        process (a, b, s)  
            begin  
                if (s = '0') then  
                    z <= a;  
                elsif (s = '1') then  
                    z <= b;  
                end if  
            end process;  
        end behave;
```

OUTPUT



2:1 Mux

B) WAP in VHDL to design 4x1 mux.

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
entity mux 4 to 1 is
```

```
port (
```

```
a, b, c, d : in std_logic;
```

```
s0, s1 : in std_logic;
```

```
z : out std_logic
```

```
);
```

Teacher's Signature \_\_\_\_\_

end mux\_4 to 1;

architecture behave of mux\_4 to 1 is

begin

process (a, b, c, d, s0, s1)

begin

if (s0 = '0' and s1 = '0') then

z <= a;

elsif (s0 = '0' and s1 = '1') then

z <= b;

elsif (s0 = '1' and s1 = '0') then

z <= c;

elsif (s0 = '1' and s1 = '1') then

z <= d;


endif;

end process;

end behave;



Output



4:1 MUX



14) WAP in VHDL to design 1X2 D-MUX

library ieee;

entity demux - 1X2 is

port {

input : in std\_logic;

select : in std\_logic;

output\_0 : out std\_logic;

output\_1 : out std\_logic;

);

end demux - 1X2;

architectural Behavioral of demux - 1X2 is

begin

Teacher's Signature

```
process (input, select)
```

```
begin
```

```
  if select = '0' then
```

```
    output-0 <= input;
```

```
    output-1 <= '0';
```

```
  else
```

```
    output-0 <= '0';
```


```
    output-1 <= input;
```

```
  endif;
```

```
end process;
```

```
end Behavioral;
```

OUTPUT



1:2 DEMUX



15) WAP in VHDL to design 1x4 D-Mux.

```
library ieee;
```

```
use ieee std_logic_1164.all;
```

```
entity demux demux_1to4 is
```

```
port (
```

```
  f: in std_logic;
```

```
  s0, s1: in std_logic;
```

```
  a, b, c, d: out std_logic.
```

```
);
```

```
end demux_1to4;
```

```
architecture behave of demux_1to4 is
```

```
begin
```

```
  process (f, s0, s1) is
```

```
  begin
```

```
    if (s0 = '0' and s1 = '0') then
```

```
      a <= f;
```

```
    elsif (s0 = '0' and s1 = '1') then
```

```
      b <= f;
```

```
    elsif (s0 = '1' and s1 = '0') then
```

```
      c <= f;
```

```
    elsif (s0 = '1' and s1 = '1') then
```

```
      d <= f;
```


```
    endif;
```

```
  end process;
```

```
end behave;
```

Teacher's Signature \_\_\_\_\_

OUTPUT



1:4 DEMUX