
| Exp | No. 6 ASSIGNMENT-6 | Page No. 90 |
|-----|---------------------------------------|-------------|
| 1. | WAP in VHOL to implement AND Gode. | |
| | library declaration. | |
| | librory iece; | |
| | package declaration | 1260 3 |
| | use ieee. std logic - 1164 all; | |
| | entity AND GATE is | |
| | port (A: in std-logic; | e Tall |
| | B: in Adalogie; | |
| | e: out std-logic); | |
| | end AND GATE; | |
| | - ARCHITECTURE DEFINITION | |
| | conditectione behav of AND - GIATE is | |
| | begin | |
| | C < > A AND B; | |
| | end; | |
| | | |

DUTPUT




o. WAP in VHDL to implement OR Grate. -- library declaration -- package declaration use i e e e . stal - logic - 1164. all; entity declarations entity OR-GIATE is troa A: in bit; end OR - Grate. Teacher ARCHITECTURE DEFINITION. Teacher rivo Y100A begin

OUTPUT. B OR GIATE


| WAP in WHOL to implement NOT GLATE | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| a) WAP IN VALUE TO IMPLEMENT MOT STATE | |
| library declaration | |
| library ieee; | |
| package declaration | |
| project the state of the state | |
| use ieee std-logie - 1164 all; | |
| entity NOT- GATE in | 48 |
| post. | |
| 1 | |
| 0.1011 | |
| A: in bit; | |
| B: out bit; | |
| <u></u> | |
| end NOT- GATE; | |
| | |
| ARCHITECTURE DEFINITION. | |
| architecture dataflow of NOT-Gode Gr | ATE ID |
| begin | |
| 8 <= (NOT A); | |
| | |
| end dataflow; | |
| | |

DUTPUT



| - 1 | | |
|---------------|----------------------------------------------------------------------------|--------------------------------------|
| | 4) LAP in YHOL to implement NAND GATE | |
| | - library declarations | |
| | library ieee; | end NAND GATE; |
| | - package declaration | ARCHITECTURE DEFINITION |
| | | architecture datafor of MAND GATE TO |
| | entitu declaration | pedis |
| | use ieee std-logic - 1164, all entity declaration entity NAND-GATE is port | CZ= A NAND B; |
| | 1-0 | end dataflow; |
| \rightarrow | part | |
| | 1 | |
| - | 1.1. | |
| | A: in bit; | |
| | R: in bit | |
| | c:out bit; | m 1 2 Ciamatura |
| | \ | Teacher's Signature |
| | <i>)</i> , | |

DUTPUT



D) WAP in VHDL to implement NOR GIATE
-- library declaration Library iee;

-- package declaration

uoe ieee std - logic - 1164. all;

-- entity declaration

ontity NOR-GRATE 10 posit A: in bit; B 1 in bit; c: out bit; end NOR GATE; - ARCHITECTURE DEFINITION. architecture dataflow of NOR GIATE is begin CK= ANORB; end dataflow;

NOR GIATE


| 6) WAP in YHPL to implement XOR GATE | |
|--------------------------------------------------------------------------------------|----------------------------------------|
| libriary declaration libriary iece; parkage declaration use iece std_logic_1164.all. | end XOR GIATE; ARCHITECTURE DEFINITION |
| entity XOR - GATE is | begin. 'C <=A xOR B; |
| A: in bit; B: in bit; | end dataflow; Teacher's Signature |
| c: out bit; | |

A - D XOR GIATE

| WAR in VHOL to implement XNOR GLATE |
|-----------------------------------------------------|
| library declaration |
| libriary isee; |
| package declaration |
| |
| use isee std_logic_1164.all; entity_XNOR GATE is |
| posit |
| |
| A ' in bit; |
| B: in bit; |
| C: in bit; |
|); |
| end XNOR-GATE : |
| corchitecture declaration |
| architecture dataflow of MNOR- GIATE is |
| begin. |
| CK= A XNOR B; |
| end dataflow; |
| and fow, |
| |


XNOR GIATE

WAP to decign a half addor in VHAL -- library declaration cout: out . std -Library -- pockage declaration begin 0001 <= A XOR B Teacher's Signature 1000 5





Half Adder

| | | Page No. 24 |
|---------------|----------------------------|---------------------|
| JOHN in PAW (| to decign ful adder. | No. 13 |
| library ded | Mahion | |
| - parkage d | ecla); | 1.5 (2) |
| use TEEF | STD - LOGIC - 1164. ALL; | |
| entity d | edporation. | |
| entity full | - alder 10 | -1-1-1 |
| boart | | |
| 1 | | |
| | - Logic; | |
| | D- LOGIC; | |
| - II | STD-LOGIC; | |
| | STD - LOGIC; | |
| Cout : C | out STD = LOGIC; | |
| end by | ll -adder; | |
| | pitecture declaration | |
| anchitec | ture dataflow of full-adds | מו תם |
| begin | , , | |
| SKE | AXOR B XOR Ciry | IDA) OR (CIN AND B) |
| cout | <= (A AND B) OR (cin A | (CITE INT.) |
| end | data flow; | |





-- library declaration -- package dedaration. USE TEEE. STD - LOGIC _ 1164. ALL; -- entity declaration.
entity hauf - sub is Teacher's Signature







| 1.5 | WAP in VHOL to design ful subtractor. |
|------|-----------------------------------------------|
| 11.9 | libroary TEEE; |
| | UDE TEEE STD-LOGIC -1164. ALL; |
| | |
| | UDE. TEEE STD - LOGIC - ARICH. ALL; |
| | USE TEEE STD - LOGIC - UNSIGNED. ALL; |
| | entity FULL - SUBTRACTOR is |
| | posit |
| | |
| | N = Olio Olio Com Nacioni |
| | A,B, Gin C: in STD_ Loans; |
| | DIFFERENCE, BORROW: OUT STD-LOGIC - VECTOR |
| |); |
| | end FULL SUBTRACTOR; |
| | anchitecture dataflow of FULL - SUBTRACTOR is |
| | |
| | begin |
| | DIFFERENCE (D) <= A X OR B XOR C; |
| | BORROW (0) <= ((NOTA) AND (BORC)) OR (BANDC); |
| | end dataflow; Teacher's Signature |
| V100 | |









and mux 4 to1; anchitecture behave of mux-4 to 1 is begin (so: '0' and s = '0') then elseif (so = 'O' and si = 'i') then elseif (so: '1' and si= '0') then. end process; end behave;







```
MAP in VHDL to design IXY D-HUX.
 (a)
     library
     use feec std - logic - 1164. all
            demux demux_ 1 to 4 is
                                              end process
     architecture betwee of demux - 1 to 4 is
         begin.
              DEOCESS
                begin
                                  = '0' and s1=
000
                      C <=1
```

