
0

IAI








Computer Organization & Architecture Laboratory PCCCS492


## EXPERIMENT NO.:

TITLE: Implementation of Half Adder, Half Subtractor, Full Adder, Full Subtractor using VHDL (Dataflow model).

OBJECTIVE: To implement of Half Adder, Half Subtractor, Full Adder, Full Subtractor CF Ask Al Assistant









## Full Adder

Full adder is developed to overcome the drawback of Half Adder circuit. It can add two one-bit numbers A and B, and carry c. The full adder is a three input and two output

0


$$Sum = \overline{A} \, \overline{B} C_{in} + \overline{A} \overline{B} \, \overline{C}_{in} + A \overline{B} \, \overline{C}_{in} + A \overline{B} \, C_{in}$$






one-bit numbers A and B, and carry c. The full adder is a three input and two output combinational circuit.


$$Sum = \overline{A} \, \overline{B} \, C_{in} + \overline{A} \overline{B} \, \overline{C}_{in} + A \overline{B} \, \overline{C}_{in} + A \overline{B} \, C_{in}$$





Truth Table


INPUT				OUTPUT	
A		В	Cin	Cout	Sum
0		0	0	0	0
0	)	0	1	0	1
(	100	1	0	0	1.
(	0	1	1	1	0
	1	0	0-	0	1
	1	0	1	0	
	1		0	1///1/	0
			1	1	1





















SOFTWARE USED:









onvert E-Sign

carry <= a and b; end data;

## 2. Half-Subtractor:

library IEEE;
use IEEE.STD\_LOGIC\_1164.ALL;
use IEEE.STD\_LOGIC\_ARITH.ALL;
use IEEE.STD\_LOGIC\_UNSIGNED.ALL;



University of Engineering and Management
Institute of Engineering & Management, New Town Campus
Department of Computer Science & Engineering
Computer Organization & Audio



