

Inf2C Computer Systems

Tutorial 3, Week 7

Solutions

Boris Grot, Paul Jackson, Stratis Viglas

1. Ripple Carry Adder

Assume that the propagation delay in each gate in a 32-bit ripple carry adder is 100ps. How fast can a 32-bit addition be performed? Assuming that the adder delay is the major limiting factor on the clock speed, how fast can we clock the processor?

Answer *The longest path is from carry in at bit 0 to sum 31. For the full adders at bit positions 0-31, the carry propagates through 2 gates: one AND and one OR ($c_{out} = ab + ac + bc$) For the last full adder the slowest path is to the sum output, not the carry output. The delay is 3 gates: inverter, AND, OR. ($s = \bar{a} \cdot \bar{b} \cdot c + \bar{a} \cdot b \cdot \bar{c} + a \cdot \bar{b} \cdot \bar{c} + a \cdot b \cdot c$) So total 31 full-adders * 2 gates each + 3 gates for the last adder = 65 gate delays * 100ps = 6.5ns.*

If the carry-in for bit 0 is always 0, an optimisation is to replace the bit 0 full adder by a half adder ($c_{out} = ab$, $s = \bar{a} \cdot b + a \cdot \bar{b}$.) In this case, the longest delay is 64 gate delays = 6.4ns.

In standard synchronous digital logic designs, the clock period must be longer than the maximum delay through the combinational logic, in order to ensure that the clocked sequential elements following the combinational logic always capture the expected values. Therefore the maximum clock frequency is $1/6.5ns = 154$ MHz.

2. Modulo-6 Counter

Design a synchronous Modulo-6 counter that will be able to count up to 5 clock positive edges. When it reaches 5, it resets to 0 and it starts the whole process again. In order to design this counter you can use D flip-flops and any one, two or three input gate you like.

Answer *First note that we need to be able to count up to 6, which means that we need 3 bits to represent all the possible states of our FSM. The state machine can be seen in Figure 1. From this FSM we can derive the next-state transition table seen in Table 1 and from that we have the circuit shown in Figure 2. 'X's are used in the transition table to indicate when we don't care about the values of the next-state bits. In the circuit, we have chosen to make the values for nc1 and nc2 all 0s and for nc0 to follow the negation of c0.*

In general, finite state machines have both inputs and outputs, and these must also be taken into account when drawing up the table. The Logic Design lecture slides show an example of a table that includes both inputs and outputs.




Figure 1: Modulo Counter FSM

c2	c1	c0	nc2	nc1	nc0
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	0	0	0
1	1	0	X	X	X
1	1	1	X	X	X

Table 1: Modulo Counter transition table




Figure 2: Modulo Counter Circuit

3. Single-Cycle Processor

Discuss the steps in executing the `sw` instruction in the single-cycle datapath presented in Figure 3.

Next discuss the changes needed to the datapath and control to support the `jr` instruction.




Figure 3: MIPS Single-Cycle Datapath

Answer

SW:

The execution of the SW instruction is shown in Fig 4. It is similar to the LW instruction that we saw in class. Reg 1 is added with the sign-extended immediate to form the memory address. Meanwhile, Reg 2 (write value) is bypassed from the register file directly to the Write Data port of the Data Memory. The Mem Write control signal is set to enable the memory to perform the write.

JR:

Fig 5 shows the datapath and control for the JR instructions. The required modifications include a new mux in the datapath (highlighted in red) to select between the branch PC and the jump register, as well as a new control signal, Jump, to choose the appropriate mux input.

The execution of JR starts by fetching and decoding the instruction as usual. Register \$rs specifies the jump target, whose value is read out




Figure 4: SW instruction

through the Reg 1 register file output. The Jump control signal is set to 1 to select the register as the new PC.

