	Binary Encoding															Ī	A I I	CHARL		Q . / ! ! \
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		Assembly	S Update	Ор.	Op. (continued)
0	0	1	0	0		Rd					im8						MOVS Rd, # <im8></im8>	ΝZ	Move	Rd=ExZ(<im8>)</im8>
0	1	0	0	0	1	1	0	0		R	Rm			Rd			MOV Rd, Rm	-		Rd=Rm
0	0	0	1	1	1	0		im3		Rn			Rd				ADDS Rd, Rn, # <im3></im3>	NZCV	Add	Rd=Rn+ExZ(<im3>)</im3>
0	0	0	1	1	0	0		Rm		Rn			Rd				ADDS Rd, Rn, Rm	NZCV		Rd=Rn+Rm
1	0	1	1	0	0	0	0	0			im7						ADD SP, SP, # <im7></im7>	-		SP=SP+ExZ(<im7>)</im7>
0	0	0	1	1	0	1		Rm		Rn			Rd				SUBS Rd, Rn, Rm	NZCV	- Subtract -	Rd=Rn+~(Rm)+1
0	0	0	1	1	1	1		im3		Rn			Rd				SUBS Rd, Rn, # <im3></im3>	NZCV		Rd=Rn+~ExZ(<im3>)+1</im3>
1	0	1	1	0	0	0	0	1		•	im7						SUB SP, SP, # <im7></im7>	-		SP=Sp+~ExZ(<im7>)+1</im7>
0	1	0	0	0	0	1	0	1	0	0 Rm			Rn				CMP Rn, Rm	NZCV	Compare	x=Rn+~(Rm)+1 (x is unused)
0	1	0	0	0	0	0	0	0	0		Rm			Rd			ANDS Rd, Rm	N Z		Rd=Rm&Rd
0	1	0	0	0	0	0	0	0	1		Rm			Rd			EORS Rd, Rm	ΝZ	Logical	Rd=Rm⊕Rd
0	1	0	0	0	0	1	1	0	0		Rm			Rd			ORRS Rd, Rm	ΝZ	Logical	Rd=Rm Rd
0	1	0	0	0	0	1	1	1	1		Rm			Rd			MVNS Rd, Rm	ΝZ		Rd=~(Rm)
0	1	0	0	0	0	0	0	1	0		Rm			Rd			LSLS Rd, Rd, Rm	NZC		Rd=PadZ(Rd< <rm)< td=""></rm)<>
0	1	0	0	0	0	0	0	1	1		Rm			Rd			LSRS Rd, Rd, Rm	NZC	Rotate	Rd=PadZ(Rd>>Rm)
0	1	0	0	0	0	0	1	0	0		Rm		Rd			ASRS Rd, Rd, Rm	NZC	-	Rd=PadS(Rd>>Rm)	
0	1	0	0	0	0	0	1	1	1		Rm		Rd			RORS Rd, Rd, Rm	NZC		Rd=PadCircle(Rd>>Rm)	
0	1	1	0	0			im5	,		Rn				Rd			STR Rd, [Rn, # <im5>]</im5>	-	Store	Mem[Rn+ExZ(<im5>)]=Rd</im5>
0	1	1	0	1			im5				Rn	Rd				LDR Rd, [Rn, # <im5>]</im5>	-	Load	Rd=Mem[Rn+ExZ(<im5>)]</im5>	
1	1	0	1		со	nd				im8							B <cc> <label></label></cc>	_	_	PC= <cc>?PC+ExS(<im8>):PC+1</im8></cc>
1	1	1	0	0						im11							B <label></label>	-		PC=PC+ExS(<im11>)</im11>
0	1	0	0	0	1	0	1	0	0			in	16				BL <label></label>	-	Branch	LR=PC+1; PC=PC+ExS(<im6>)</im6>
0	1	0	0	0	1	1	1	0		R	Rm			0	0	-	BX Rm	-		PC=Rm
1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0		NOOP	-		Stall for one cycle
0	1	1	1	0	0	0		Rm		Rn			Rd				FADD	-	Floating Point	Rd=Rn+Rm
0	1	1	1	0	0	1		Rm		Rn			Rd				FSUB	-		Rd=Rn+~(Rm)+1
0	1	1	1	0	1	0	_	Rm			Rn			Rd			FMUL	-		Rd=Rn * Rm
0	1	1	1	0	1	1	_	Rm	1		Rn			Rd			FDIV	-		Rd=Rn ÷ Rm
0	1	1	1	1	0	0	0	0	0		Rm			Rn			FCMP	NZCV		x=Rn-Rm (x is unused)